| Electronic Components Datasheet Search |
|
7733 Datasheet(PDF) 367 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Datasheet(HTML) 367 Page - Renesas Technology Corp |
|
367 / 940 page ![]() CLOCK GENERATING CIRCUIT 7733 Group User’s Manual 14–4 M37733MHBXXXFP Externally generated clock XCIN P76/AN6 VCC VSS External circuit M37733MHBXXXFP XCIN XCOUT RCf CCIN CCOUT RCd 14.2 Oscillation circuit example Fig. 14.2.3 Connection example of quartz-crystal oscillator Fig. 14.2.4 Externally generated clock input example 14.2.2 Sub-clock oscillation circuit example To the Sub-clock oscillation circuit, an oscillator can be connected, or a clock which is externally generated can be input. (1) Connection example of oscillator When using an oscillator, connect a quartz- crystal oscillator between pins XCIN and XCOUT. (A ceramic resonator cannot be connected.) Figure 14.2.3 shows a quartz-crystal oscillator connection example. Circuit constants such as Rcf, Rcd, CCIN, and CCOUT (shown in Figure 14.2.3) depend on the oscillator. These values shall be set to the oscillator manufacturer’s recommended values. When connecting an oscillator to the sub-clock oscillation circuit, set the port-Xc selection bit (bit 4 at address 6C16) to “1” and the sub clock external input selection bit (bit 2 at address 6F16) to “0.” Note that the sub clock external input selection bit has a function to select return conditions from the stop mode. (Refer to chapter “11. STOP AND WAIT MODES.”) (2) Input example of clock which is externally generated Figure 14.2.4 shows an input example of a clock which is generated in an external circuit. When inputting a sub clock from an external circuit, be sure to set the sub clock external input selection bit to “1,” and then, select pins XCIN and XCOUT by the port-Xc selection bit. In this case, an externally generated clock is input to pin XIN, and pin XOUT functions as pin P76/AN6. Note that the sub clock external input selection bit has a function to select return conditions from the stop mode. (Refer to chapter “11. STOP AND WAIT MODES.”) If the sub-clock output selection bit (bit 1 at address 6D16) is set to “1” when the port-Xc selection bit = “1” (Note), sub clock φSUB is output from port P67. Accordingly, a 32-kHz sub clock can be supplied to external gates. Note: At this time, a sub clock is used. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |