Electronic Components Datasheet Search
  English  ▼

X  

7733 Datasheet(PDF) 372 Page - Renesas Technology Corp

Part # 7733
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 Datasheet(HTML) 372 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 368Page - Renesas Technology Corp 7733 Datasheet HTML 369Page - Renesas Technology Corp 7733 Datasheet HTML 370Page - Renesas Technology Corp 7733 Datasheet HTML 371Page - Renesas Technology Corp 7733 Datasheet HTML 372Page - Renesas Technology Corp 7733 Datasheet HTML 373Page - Renesas Technology Corp 7733 Datasheet HTML 374Page - Renesas Technology Corp 7733 Datasheet HTML 375Page - Renesas Technology Corp 7733 Datasheet HTML 376Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 372 / 940 page
background image
CLOCK GENERATING CIRCUIT
7733 Group User’s Manual
14–9
Write data “01010101 2.” (LDM instruction)
• When writing to bits 0 to 3
Write data “00001XXX 2.” (LDM instruction)
Next instruction
(b3 in Figure 14.3.3)
(b2 to b0 in Figure 14.3.3)
Bit
Bit name
Functions
At reset
RW
0
1
2
3
4
5
6
7
Main clock division selection bit
Sub clock external input selection bit
Must be fixed to “1” in the one time PROM and EPROM versions (Notes 1 and 2).
Must be fixed to “0” (Note 2).
Clock prescaler reset bit
0
0
0
0
Undefined
0
0
Oscillation circuit control register 1 (address 6F 16)
0: Sub-clock oscillation circuit is operating by
itself. Pin P76 functions as pin XCOUT.
Watchdog timer is used when terminating
stop mode.
1: Sub clock is input from the external.
Pin P76 functions as a programmable
I/O port. Watchdog timer is not used when
terminating stop mode.
RW
RW
RW
RW
WO
—
—
Not implemented.
Not implemented.
b1
b0
b2
b3
b4
b5
b6
b7
Notes 1: When writing to this register, follow the procedure shown in Figure 14.3.4.
By writing “1” to this bit, clock prescaler is
initialized.
RW
1
(Note 3)
0
Undefined
Main clock external input selection bit
0: Main clock is divided by 2.
1: Main clock is not divided by 2.
0: Main-clock oscillation circuit is operating by
itself. Watchdog timer is used when terminating
stop mode.
1: Main clock is input from the external.
Watchdog timer is not used when
terminating stop mode.
Ignored in the mask ROM and external ROM versions.
2: The case where data “01010101 2” is written with the procedure shown in Figure 14.3.4
is not included.
3: In the 7735 Group, fix this bit to “0.”
4:
represents that bits 3 to 7 are not used for the clock generating circuit
(Note 1)
(Note 1)
(Note 1)
14.3 Clock control
Fig. 14.3.3 Structure of oscillation circuit control register 1
Fig. 14.3.4 Procedure for writing data to oscillation circuit control register 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com