Electronic Components Datasheet Search
  English  ▼

X  

ATAR092 Datasheet(PDF) 33 Page - ATMEL Corporation

Part # ATAR092
Description  Low-current Microcontroller for Wireless Communication
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATAR092 Datasheet(HTML) 33 Page - ATMEL Corporation

Back Button ATAR092 Datasheet HTML 29Page - ATMEL Corporation ATAR092 Datasheet HTML 30Page - ATMEL Corporation ATAR092 Datasheet HTML 31Page - ATMEL Corporation ATAR092 Datasheet HTML 32Page - ATMEL Corporation ATAR092 Datasheet HTML 33Page - ATMEL Corporation ATAR092 Datasheet HTML 34Page - ATMEL Corporation ATAR092 Datasheet HTML 35Page - ATMEL Corporation ATAR092 Datasheet HTML 36Page - ATMEL Corporation ATAR092 Datasheet HTML 37Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 107 page
background image
33
4535E–4BMCU–05/07
ATAR092/ATAR892
5.3.1.2
Timer 1 Control Register 2 (T1C2)
Bit 3 = MSB, Bit 0 = LSB
5.3.1.3
Watchdog Control Register (WDC)
Bit 3 = MSB, Bit 0 = LSB
Table 5-6.
Timer 1 Control Bits
T1C2
T1C1
T1C0
Divider
Time Interval with
SUBCL
Time Interval with
SUBCL = 32 kHz
Time Interval with
SYSCL = 2/1 MHz
0
0
0
2
SUBCL/2
61 µs
1 µs/2 µs
0
0
1
4
SUBCL/4
122 µs
2 µs/4 µs
0
1
0
8
SUBCL/8
244 µs
4 µs/8 µs
0
1
1
16
SUBCL/16
488 µs
8 µs/16 µs
1
0
0
32
SUBCL/32
0.977 ms
16 µs/32 µs
1
0
1
256
SUBCL/256
7.812 ms
128 µs/256 µs
1
1
0
2048
SUBCL/2048
62.5 ms
1024 µs/2048 µs
1
1
1
16384
SUBCL/16384
500 ms
8192 µs/16384 µs
Address: ’7’hex - Subaddress: ’9’hex
Bit 3
Bit 2
Bit 1
Bit 0
T1C2
–
T1BP
T1CS
T1IM
Reset value: x111b
T1BP
Timer 1 SUBCL ByPassed
T1BP = 1, TIOUT = T1MUX
T1BP = 0, T1OUT = SUBCL
T1CS
Timer 1 input Clock Select
T1CS = 1, CL1 = SUBCL (see Figure 5-8 on page 31)
T1CS = 0, CL1 = SYSCL (see Figure 5-8 on page 31)
T1IM
Timer 1 Interrupt Mask
T1IM = 1, disables Timer 1 interrupt
T1IM = 0, enables Timer 1 interrupt
Address: ’7’hex - Subaddress: ’A’hex
Bit 3
Bit 2
Bit 1
Bit 0
WDC
WDL
WDR
WDT1
WDT0
Reset value: 1111b
WDL
WatchDog Lock mode
WDL = 1, the watchdog can be enabled and disabled by using the WDR-bit
WDL = 0, the watchdog is enabled and locked. In this mode the WDR-bit has no
effect. After the WDL-bit is cleared, the watchdog is active until a system
reset or power-on reset occurs.
WDR
WatchDog Run and stop mode
WDR = 1, the watchdog is stopped/disabled
WDR = 0, the watchdog is active/enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com