Electronic Components Datasheet Search
  English  ▼

X  

GRSPW Datasheet(PDF) 32 Page - Actel Corporation

Part # GRSPW
Description  SpaceWire CODEC with RMAP GRSPW / GRSPW-FT
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

GRSPW Datasheet(HTML) 32 Page - Actel Corporation

Back Button GRSPW Datasheet HTML 28Page - Actel Corporation GRSPW Datasheet HTML 29Page - Actel Corporation GRSPW Datasheet HTML 30Page - Actel Corporation GRSPW Datasheet HTML 31Page - Actel Corporation GRSPW Datasheet HTML 32Page - Actel Corporation GRSPW Datasheet HTML 33Page - Actel Corporation GRSPW Datasheet HTML 34Page - Actel Corporation GRSPW Datasheet HTML 35Page - Actel Corporation GRSPW Datasheet HTML 36Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 48 page
background image
32
GRSPW / GRSPW-FT
Copyright Aeroflex Gaisler AB
December 2008, Version 1.0.2
GAISLER
2.12
Signal descriptions
Table 27 shows the interface signals of the core (VHDL ports).
2.13
Library dependencies
Table 28 shows libraries used when instantiating the core (VHDL libraries).
2.14
Instantiation
This example shows how the core can be instantiated.
Normally di, si, do and so should be connected to input and output pads configured with LVDS driv-
ers. How this is done is technology dependent.
The GRSPW in the example is configured with non-ft memories of size 4, 64 and 8 entries for AHB
FIFOs, N-Char FIFO and RMAP buffers respectively. The system frequency (clk) is 40 MHz and the
transmitter frequency (txclk) is 20 MHz.
Table 27. Signal descriptions
Signal name
Field
Type
Function
Active
RST
N/A
Input
Reset
Low
CLK
N/A
Input
Clock
-
TXCLK
N/A
Input
Transmitter default run-state clock
-
AHBMI
*
Input
AMB master input signals
-
AHBMO
*
Output
AHB master output signals
-
APBI
*
Input
APB slave input signals
-
APBO
*
Output
APB slave output signals
-
SWNI
D
Input
Data input
-
S
Input
Strobe input
-
TICKIN
Input
Time counter tick input
High
CLKDIV10
Input
Clock divisor value used during initialization
and as reset value for the clock divisor register
-
RMAPEN
Input
Reset value for the rmapen control register bit
-
DCRSTVAL
Input
Reset value for disconnect timer. Used if usegen
VHDL generic is set to 0.
-
TIMERRSTVAL
Input
Reset value for 6.4 us timer. Used if usegen
VHDL generic is set to 0.
-
SWNO
D
Output
Data output
-
S
Output
Strobe output
-
TICKOUT
Output
Time counter tick output
High
* see GRLIB IP Library User’s Manual
Table 28. Library dependencies
Library
Package
Imported unit(s)
Description
GRLIB
AMBA
Signals
AMBA signal definitions
GAISLER
SPACEWIRE
Signals, component
Component and record declarations.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com