| Electronic Components Datasheet Search |
|
GRSPW Datasheet(PDF) 4 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
GRSPW Datasheet(HTML) 4 Page - Actel Corporation |
|
4 / 48 page ![]() 4 GRSPW / GRSPW-FT Copyright Aeroflex Gaisler AB December 2008, Version 1.0.2 GAISLER 2 GRSPW - SpaceWire codec with AHB host Interface and RMAP target 2.1 Overview The SpaceWire core provides an interface between the AHB bus and a SpaceWire network. It imple- ments the SpaceWire standard (ECSS-E-ST-50-12A) with the protocol identification extension (ECSS-E-ST-50-11C).The optional Remote Memory Access Protocol (RMAP) target implements the ECSS standard (ECSS-E-ST-50-11C). The core is configured through a set of registers accessed through an APB interface. Data is trans- ferred through DMA channels using an AHB master interface. Currently, there is one DMA channel but the core can easily be extended to use separate DMA chan- nels for specific protocols. The core can also be configured to have either one or two ports. There can be up to four clock domains: one for the AHB interface (system clock), one for the trans- mitter and one or two for the receiver depending on the number of configured ports. The receiver clock can be twice as fast and the transmitter clock four times as fast as the system clock whose fre- quency should be at least 10 MHz. The core only supports byte addressed 32-bit big-endian host systems. 2.2 Operation 2.2.1 Overview The main sub-blocks of the core are the link-interface, the RMAP target and the AMBA interface. A block diagram of the internal structure can be found in figure 4. The link interface consists of the receiver, transmitter and the link interface FSM. They handle com- munication on the SpaceWire network. The AMBA interface consists of the DMA engines, the AHB master interface and the APB interface. The link interface provides FIFO interfaces to the DMA engines. These FIFOs are used to transfer N-Chars between the AMBA and SpaceWire domains dur- ing reception and transmission. Figure 4. Block diagram TRANSMITTER RXCLK TXCLK RXCLK TRANSMITTER FSM LINKINTERFACE SEND RMAP D(1:0) S(1:0) FSM RECOVERY RECEIVER0 RXCLK RECOVERY RXCLK FSM TRANSMITTER DMA ENGINE RECEIVER DMA ENGINE TRANSMITTER RMAP RECEIVER N-CHAR FIFO RECEIVER AHB FIFO RECEIVER DATA PARALLELIZATION AHB MASTER INTERFACE REGISTERS APB INTERFACE D0 S0 S1 RECEIVER1 D1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |