| Electronic Components Datasheet Search |
|
IR3523MPBF Datasheet(PDF) 2 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
IR3523MPBF Datasheet(HTML) 2 Page - International Rectifier |
|
2 / 37 page ![]() IR3523 Page 2 of 37 June 20, 2008 APPLICATION CIRCUIT CSS/DEL1 CVDAC1 CSS/DEL2 RVCCLFB2 ROSC RTHERMISTOR1 RVCCLDRV RFB13 ENABLE2 4 ENABLE1 5 IIN2 6 OCSET2 9 VDRP1 26 IIN1 25 EAOUT1 21 VDAC1 23 VDAC2 8 ROSC/OVP 27 LGND 29 VID1_4 1 SS/DEL1 24 OCSET1 22 SS/DEL2 7 EAOUT2 10 VID1_3 2 VID1_2 3 NC 30 PG1 28 IR3523 CONTROL IC Q1 VOUT2 SENSE + ROCSET1 VOUT2 SENSE - RVCCLFB1 RVDAC1 4.7uF CVCCL PG2 To Output 2 Remote Sense PHSIN 12V VID2_0 VID1_3 VOUT1 SENSE - VOUT1 SENSE + PHSOUT PG1 ROCSET2 CLKOUT VDAC1 VID1_2 ISHARE1 EAOUT1 CCP21 CCP22 RCP2 VID1_4 12V CFB2 RFB21 RFB22 VID2_2 VID2_1 OVP FLAG 3 Wire Analog Control Bus to Output 2 Phase ICs VCCL To Pow er Stage To Output 2 Remote Sense 3 w ire Digital Daisy Chain Bus to Phase ICs To Phase IC VCCL & GATE DRIVE BIAS ENABLE 1 ISHARE2 ENABLE 2 RVDAC2 VREF2 CVDAC1 RCP1 CCP11 RFB11 CDRP1 RDRP1 CFB1 CCP12 RFB12 EAOUT2 3 Wire Analog Control Bus to Output 1 Phase ICs Load Line NTC Thermistor; Locate close to Output 1 Pow er Stage Figure 1 – IR3523 Application Circuit PIN DESCRIPTION PIN# PIN SYMBOL PIN DESCRIPTION 1-3 VID1_4, VID1_3, VID1_2 VID inputs for Output 1 4 ENABLE2 Enable input. A logic low applied to this pin puts output 2 into fault mode. A logic high signal on this pin enables output 2. Do not float as the logic state will be undefined. 5 ENABLE1 Enable input. A logic low applied to this pin puts output 2 into fault mode. A logic high signal on this pin enables output 2. Do not float as the logic state will be undefined. 6 IIN2 Output 2 average current input from the output 2 phase IC(s). This pin is also used to communicate over voltage condition to the output 2 phase ICs. 7 SS/DEL2 Programs output 2 startup and over current protection delay timing. Connect an external capacitor to LGND to program. 8 VDAC2 Output 2 reference voltage. Connect an external RC network to LGND to provide compensation for the internal buffer amplifier 9 OCSET2 Programs the output 2 constant converter output current limit and hiccup over- current threshold through an external resistor tied to VDAC2 and an internal current source from this pin. Over-current protection can be disabled by connecting a resistor from this pin to VDAC2 to program the threshold higher than the possible signal into the IIN pin from the phase ICs but no greater than 5V (do not float this pin as improper operation will occur). 10 EAOUT2 Output 2 error amplifier output 11,20,30 NC No Connection |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |