LPC1850 datasheet(43/142 Pages) NXP

43 / 142 page

LPC1850_30_20_10

All information provided in this document is subject to legal disclaimers.

Preliminary data sheet

Rev. 2.2 — 9 September 2011

43 of 142

NXP Semiconductors

LPC1850/30/20/10

32-bit ARM Cortex-M3 microcontroller

PC_13

[3]

I; PU -

R — Function reserved.

U1_TXD — Transmitter output for UART1.

R — Function reserved.

I/O

GPIO6[12] — General purpose digital input/output pin.

R — Function reserved.

I/O

I2S0_TX_WS — Transmit Word Select. It is driven by

the master and received by the slave. Corresponds to

the signal WS in the I2S-bus specification.

I/O

SD_DAT6 — SD/MMC data bus line 6.

PC_14

[3]

I; PU -

R — Function reserved.

U1_RXD — Receiver input for UART1.

R — Function reserved.

I/O

GPIO6[13] — General purpose digital input/output pin.

R — Function reserved.

ENET_TX_ER — Ethernet Transmit Error (MII

interface).

I/O

SD_DAT7 — SD/MMC data bus line 7.

PD_0

[3]

I; PU -

R — Function reserved.

CTOUT_15 — SCT output 15. Match output 3 of timer

EMC_DQMOUT2 — Data mask 2 used with SDRAM

and static devices.

R — Function reserved.

I/O

GPIO6[14] — General purpose digital input/output pin.

R — Function reserved.

PD_1

[3]

I; PU -

R — Function reserved.

EMC_CKEOUT2 — SDRAM clock enable 2.

R — Function reserved.

I/O

GPIO6[15] — General purpose digital input/output pin.

SD_POW — <tbd>.

R — Function reserved.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC1850 Datasheet(PDF) 43 Page - NXP Semiconductors

LPC1850 Datasheet(HTML) 43 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL