LPC1850 datasheet(52/142 Pages) NXP

52 / 142 page

LPC1850_30_20_10

All information provided in this document is subject to legal disclaimers.

Preliminary data sheet

Rev. 2.2 — 9 September 2011

52 of 142

NXP Semiconductors

LPC1850/30/20/10

32-bit ARM Cortex-M3 microcontroller

PF_1

E11

[3]

I; PU -

R — Function reserved.

I/O

SSP0_SSEL — Slave Select for SSP0.

R — Function reserved.

I/O

GPIO7[16] — General purpose digital input/output pin.

R — Function reserved.

PF_2

D11

[3]

I; PU -

R — Function reserved.

U3_TXD — Transmitter output for USART3.

I/O

SSP0_MISO — Master In Slave Out for SSP0.

R — Function reserved.

I/O

GPIO7[17] — General purpose digital input/output pin.

R — Function reserved.

PF_3

E10

[3]

I; PU -

R — Function reserved.

U3_RXD — Receiver input for USART3.

I/O

SSP0_MOSI — Master Out Slave in for SSP0.

R — Function reserved.

I/O

GPIO7[18] — General purpose digital input/output pin.

R — Function reserved.

PF_4

D10

120

[3]

I;IA

I/O

SSP1_SCK — Serial clock for SSP1.

GP_CLKIN — General purpose clock input to the

CGU.

TRACECLK — Trace clock.

R — Function reserved.

I2S0_TX_MCLK — I2S transmit master clock.

I/O

I2S0_RX_SCK — I2S transmit clock. It is driven by the

master and received by the slave. Corresponds to the

signal SCK in the I2S-bus specification.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC1850 Datasheet(PDF) 52 Page - NXP Semiconductors

LPC1850 Datasheet(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL