LPC1850 datasheet(55/142 Pages) NXP

55 / 142 page

LPC1850_30_20_10

All information provided in this document is subject to legal disclaimers.

Preliminary data sheet

Rev. 2.2 — 9 September 2011

55 of 142

NXP Semiconductors

LPC1850/30/20/10

32-bit ARM Cortex-M3 microcontroller

Clock pins

CLK0

[5]

EMC_CLK0 — SDRAM clock 0.

CLKOUT — Clock output pin.

R — Function reserved.

I/O

SD_CLK — SD/MMC card clock.

EMC_CLK01 — SDRAM clock 0 and clock 1

combined.

I/O

SSP1_SCK — Serial clock for SSP1.

ENET_TX_CLK (ENET_REF_CLK) — Ethernet

Transmit Clock (MII interface) or Ethernet Reference

Clock (RMII interface).

CLK1

T10

[5]

EMC_CLK1 — SDRAM clock 1.

CLKOUT — Clock output pin.

R — Function reserved.

CGU_OUT0 — CGU spare clock output 0.

R — Function reserved.

I2S1_TX_MCLK — I2S1 transmit master clock.

CLK2

D14

[5]

EMC_CLK3 — SDRAM clock 3.

CLKOUT — Clock output pin.

R — Function reserved.

I/O

SD_CLK — SD/MMC card clock.

EMC_CLK23 — SDRAM clock 2 and clock 3

combined.

I2S0_TX_MCLK — I2S transmit master clock.

I/O

I2S1_RX_SCK — Receive Clock. It is driven by the

master and received by the slave. Corresponds to the

signal SCK in the I2S-bus specification.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC1850 Datasheet(PDF) 55 Page - NXP Semiconductors

LPC1850 Datasheet(HTML) 55 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL