Electronic Components Datasheet Search
  English  ▼

X  

STM32F407IG Datasheet(PDF) 107 Page - STMicroelectronics

Part # STM32F407IG
Description  USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F407IG Datasheet(HTML) 107 Page - STMicroelectronics

Back Button STM32F407IG Datasheet HTML 103Page - STMicroelectronics STM32F407IG Datasheet HTML 104Page - STMicroelectronics STM32F407IG Datasheet HTML 105Page - STMicroelectronics STM32F407IG Datasheet HTML 106Page - STMicroelectronics STM32F407IG Datasheet HTML 107Page - STMicroelectronics STM32F407IG Datasheet HTML 108Page - STMicroelectronics STM32F407IG Datasheet HTML 109Page - STMicroelectronics STM32F407IG Datasheet HTML 110Page - STMicroelectronics STM32F407IG Datasheet HTML 111Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 154 page
background image
STM32F405xx, STM32F407xx
Electrical characteristics
Doc ID 022152 Rev 1
107/154
CAN (controller area network) interface
Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate
function characteristics (CANTX and CANRX).
5.3.20
12-bit ADC characteristics
Unless otherwise specified, the parameters given in Table 64 are derived from tests
performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage
conditions summarized in Table 10.
Table 63.
Dynamics characteristics: Ethernet MAC signals for MII(1)
1.
TBD stands for “to be defined”.
Symbol
Rating
Min
Typ
Max
Unit
tsu(RXD)
Receive data setup time
TBD
TBD
TBD
ns
tih(RXD)
Receive data hold time
TBD
TBD
TBD
ns
tsu(DV)
Data valid setup time
TBD
TBD
TBD
ns
tih(DV)
Data valid hold time
TBD
TBD
TBD
ns
tsu(ER)
Error setup time
TBD
TBD
TBD
ns
tih(ER)
Error hold time
TBD
TBD
TBD
ns
td(TXEN)
Transmit enable valid delay time
13.4
15.5
17.7
ns
td(TXD)
Transmit data valid delay time
12.9
16.1
19.4
ns
Table 64.
ADC characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
1.8(2)
-3.6
V
VREF+
(3)
Positive reference voltage
1.8(2)(4)
-VDDA
V
fADC
ADC clock frequency
VDDA = 1.8
(2) to 2.4 V
0.6
-
TBD
MHz
VDDA = 2.4 to 3.6 V
0.6
-
TBD
MHz
fTRIG
(5)
External trigger frequency
fADC = 36 MHz
-
-
TBD
kHz
--
17
1/fADC
VAIN
Conversion voltage range(6)
0 (VSSA or VREF-
tied to ground)
-VREF+
V
RAIN
(5)
External input impedance
See Equation 1 for
details
--
50
k
Ω
RADC
(5)(7) Sampling switch resistance
1.5
-
6
k
Ω
CADC
(5)
Internal sample and hold
capacitor
4-
TBD
pF
tlat
(5)
Injection trigger conversion
latency
fADC = 36 MHz
-
-
0.100
µs
--
3(8)
1/fADC
tlatr
(5)
Regular trigger conversion latency
fADC = 36 MHz
-
-
0.067
µs
--
2(8)
1/fADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com