Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STM32F407IG Datasheet(PDF) 108 Page - STMicroelectronics

Part # STM32F407IG
Description  USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F407IG Datasheet(HTML) 108 Page - STMicroelectronics

Back Button STM32F407IG Datasheet HTML 104Page - STMicroelectronics STM32F407IG Datasheet HTML 105Page - STMicroelectronics STM32F407IG Datasheet HTML 106Page - STMicroelectronics STM32F407IG Datasheet HTML 107Page - STMicroelectronics STM32F407IG Datasheet HTML 108Page - STMicroelectronics STM32F407IG Datasheet HTML 109Page - STMicroelectronics STM32F407IG Datasheet HTML 110Page - STMicroelectronics STM32F407IG Datasheet HTML 111Page - STMicroelectronics STM32F407IG Datasheet HTML 112Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 154 page
background image
Electrical characteristics
STM32F405xx, STM32F407xx
108/154
Doc ID 022152 Rev 1
tS
(5)
Sampling time
fADC = 36 MHz
0.100
-
16
µs
3
-
416
1/fADC
tSTAB
(5)
Power-up time
-
2
3
µs
tCONV
(5)
Total conversion time (including
sampling time)
fADC = 36 MHz
12-bit resolution
0.416
-
12.95
µs
fADC = 36 MHz
10-bit resolution
0.360
-
12.89
µs
fADC = 36 MHz
8-bit resolution
0.305
-
12.84
µs
fADC = 36 MHz
6-bit resolution
0.250
-
12.79
µs
9 to 492 (tS for sampling +n-bit resolution for successive
approximation)
1/fADC
fS
(5)
Sampling rate
(fADC = 36 MHz)
12-bit resolution
Single ADC
--
2.4
Msps
12-bit resolution
Interleave Dual ADC
mode
--
4.8
Msps
12-bit resolution
Interleave Triple ADC
mode
--
7.2
Msps
IVREF+
(5)
ADC VREF DC current
consumption in conversion mode
fADC = 36 MHz
3 sampling time
12-bit resolution
-
300
500
µA
fADC = 36 MHz
480 sampling time
12-bit resolution
--
TBD
µA
IDDA
(5)
ADC VDDA DC current
consumption in conversion mode
fADC = 36 MHz
3 sampling time
12-bit resolution
-1.6
1.8
mA
fADC = 36 MHz
480 sampling time
12-bit resolution
--
TBD
1.
TBD stands for “to be defined”.
2.
If PDR_ON is set to VSS, this value can be lowered to 1.7 V when the device operates in a reduced temperature range (0 to
70 °C).
3.
VDDA -VREF+ < 1.2 V.
4.
It is recommended to maintain the voltage difference between VREF+ and VDDA below 1.8 V.
5.
Based on characterization, not tested in production.
6.
VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.
7.
RADC maximum value is given for VDD=1.8 V, and minimum value for VDD=3.3 V.
8.
For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 64.
Table 64.
ADC characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com