| Electronic Components Datasheet Search |
|
LPC1850 Datasheet(PDF) 62 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC1850 Datasheet(HTML) 62 Page - NXP Semiconductors |
|
62 / 157 page ![]() LPC1850_30_20_10 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Preliminary data sheet Rev. 3 — 6 December 2011 62 of 157 NXP Semiconductors LPC1850/30/20/10 32-bit ARM Cortex-M3 microcontroller CLK2 D14 x K6 141 99 68 [5] O; PU O EMC_CLK3 — SDRAM clock 3. O CLKOUT — Clock output pin. - R — Function reserved. - R — Function reserved. I/O SD_CLK — SD/MMC card clock. O EMC_CLK23 — SDRAM clock 2 and clock 3 combined. O I2S0_TX_MCLK — I2S transmit master clock. I/O I2S1_RX_SCK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I2S-bus specification. CLK3 P12 x - - - - [5] O; PU O EMC_CLK2 — SDRAM clock 2. O CLKOUT — Clock output pin. - R — Function reserved. - R — Function reserved. - R — Function reserved. O CGU_OUT1 — CGU spare clock output 1. - R — Function reserved. I/O I2S1_RX_SCK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I2S-bus specification. Debug pins DBGEN L4 x A6 41 28 18 [3] I I JTAG interface control signal. Also used for boundary scan. TCK/SWDCLK J5 x H2 38 27 17 [3] I; F I Test Clock for JTAG interface (default) or Serial Wire (SW) clock. TRST M4 x B442 2919 [3] I; PU I Test Reset for JTAG interface. TMS/SWDIO K6 x C4 44 30 20 [3] I; PU I Test Mode Select for JTAG interface (default) or SW debug data input/output. TDO/SWO K5 x H3 46 31 21 [3] O O Test Data Out for JTAG interface (default) or SW trace output. TDI J4 x G3 35 26 16 [3] I; PU I Test Data In for JTAG interface. USB0 pins USB0_DP F2 x E1 26 18 9 [7] - I/O USB0 bidirectional D+ line. USB0_DM G2 x E2 28 20 11 [7] - I/O USB0 bidirectional D line. USB0_VBUS F1 x E3 29 21 12 [7] [8] - I/O VBUS pin (power on USB cable). This pin includes an internal pull-down resistor of 64 k (typical) 16 k . Table 3. Pin description …continued LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2. Symbol Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |