ADS6142-HT datasheet(7/49 Pages) TI1

7 / 49 page

ADS6142-HT

www.ti.com

SLWS234

– DECEMBER 2011

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

TJ = -40°C to 125°C

TJ = 210°C

UNIT

MIN

NOM

MAX

MIN

NOM

MAX

SUPPLIES

AVDD

Analog supply voltage

3.3

3.6

3.3

3.6

CMOS Interface

1.65

1.8 to 3.3

3.6

1.65

1.8 to 3.3

3.6

Output buffer supply

DRVDD

voltage

LVDS Interface

3.3

3.6

3.3

3.6

ANALOG INPUTS

Differential input voltage range

Vpp

VIC

Input common-mode voltage

1.5

± 0.1

1.5

± 0.1

Voltage applied on VCM in external reference mode

1.45

1.5

1.55

1.45

1.5

1.55

CLOCK INPUT

Input clock sample rate, FS

65 MSPS

Sine wave, ac-coupled

0.4

1.5

0.4

1.5

Input clock amplitude

LVPECL, ac-coupled

± 0.8

differential

Vpp

LVDS, ac-coupled

± 0.35

(VCLKP – VCLKM)

LVCMOS, ac-coupled

3.3

Input Clock duty cycle

35%

50%

65%

35%

50%

65%

DIGITAL OUTPUTS

For CLOAD ≤ 5 pF and

DEFAULT

DRVDD

≥ 2.2 V

strength

Output buffer drive

For CLOAD > 5 pF and

MAXIMUM

strength (1)

DRVDD

≥ 2.2 V

strength

MAXIMUM

For DRVDD

< 2.2 V

strength

CMOS Interface, maximum

buffer strength

Maximum external load

LVDS Interface, without

CLOAD

capacitance from each

internal termination

output pin to DRGND

LVDS Interface, with

internal termination

RLOAD

Differential load resistance (external) between the

100

Ω

LVDS output pairs

Operating junction temperature range

-40

125

210

°C

(1)

See Output Buffer Strength Programmability in the application section.

Submit Documentation Feedback

Product Folder Link(s) :ADS6142-HT

ADS6142-HT Datasheet(PDF) 7 Page - Texas Instruments

ADS6142-HT Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL