Electronic Components Datasheet Search
  English  ▼

X  

AS3668 Datasheet(PDF) 9 Page - ams AG

Part # AS3668
Description  4 Channel Breathl ight Cont rol ler
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3668 Datasheet(HTML) 9 Page - ams AG

Back Button AS3668 Datasheet HTML 5Page - ams AG AS3668 Datasheet HTML 6Page - ams AG AS3668 Datasheet HTML 7Page - ams AG AS3668 Datasheet HTML 8Page - ams AG AS3668 Datasheet HTML 9Page - ams AG AS3668 Datasheet HTML 10Page - ams AG AS3668 Datasheet HTML 11Page - ams AG AS3668 Datasheet HTML 12Page - ams AG AS3668 Datasheet HTML 13Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 60 page
background image
www.austriamicrosystems.com/AS3668
Revision 1.11
9 - 60
AS3668
Data Sheet - E l e c t r i c a l C h a r a c t e r i s t i c s
6.1 Timing Characteristics
VBAT = 3.6V, CBAT = CVCPOUT = 1µF, CFLY = 470nF, TAMB = -30ºC to +85ºC, typical values @ TAMB = +25ºC (unless
otherwise specified)
.
Table 4. Electrical Characteristics I
2
C
1
1. Specification is guaranteed by design and is not tested in production. VEN = 1.65V to VBAT.
Symbol
Parameter
Condition
Min
Typ
Max
Unit
I2C mode timings - see
fSCLK
SCL Clock Frequency
0
400
kHz
tBUF
Bus Free Time Between a
STOP and START
Condition
1.3
s
tHD:STA
Hold Time (Repeated)
START Condition
2
2. After this period the first clock pulse is generated.
0.6
s
tLOW
LOW Period of SCL Clock
1.3
s
tHIGH
HIGH Period of SCL Clock
0.6
s
tSU:STA
Setup Time for a Repeated
START Condition
0.6
s
tHD:DAT
Data Hold Time
3
3. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIHMIN of the SCLK signal) to bridge the
undefined region of the falling edge of SCLK.
0
0.9
s
tSU:DAT
Data Setup Time
4
4. A fast-mode device can be used in a standard-mode system, but the requirement tSU:DAT = to 250ns must then be met. This is automat-
ically the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOW period of the
SCLK signal, it must output the next data bit to the SDA line tR max + tSU:DAT = 1000 + 250 = 1250ns before the SCLK line is released.
100
ns
tR
Rise Time of Both SDA and
SCL Signals
20 +
0.1CB
300
ns
tF
Fall Time of Both SDA and
SCL Signals
20 +
0.1CB
300
ns
tSU:STO
Setup Time for STOP
Condition
0.6
s
CB
Capacitive Load for Each
Bus Line
CB — total capacitance of one bus line in pF
400
pF
CI/O
I/O Capacitance (SDA,
SCL)
10
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com