| Electronic Components Datasheet Search |
|
TLC320AD55CDW Datasheet(PDF) 36 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLC320AD55CDW Datasheet(HTML) 36 Page - Texas Instruments |
|
36 / 41 page ![]() A–2 Table A– 3. Control 2 Register D7 D6 D5 D4 D3 D2 D1 D0 DESCRIPTION X X – – – – – – Reserved – – X – – – – – Decimator FIR overflow flag (valid only during read cycle) – – – X – – – – FLAG 1 output value – – – – X – – – FLAG 0 output value – – – – – 1 – – Phone mode enabled – – – – – 0 – – Phone mode disabled – – – – – – 0 – Normal operation with decimator FIR filter – – – – – – 1 – Bypass decimator FIR filter – – – – – – – 0 Normal operation with interpolator filter – – – – – – – 1 Bypass interpolator FIR filter Default register value: 00000000 Writing zeros to the reserved bits is suggested. Table A– 4. Fk Divide Register D7 D6 D5 D4 D3 D2 D1 D0 DIVIDE VALUE 1 1 1 1 1 1 1 1 255 1 000 0000 128 0 010 0000 32 0 000 0001 1 0 0 0 0 0 0 0 0 256 Default register value: 00001000 The oversampling clock (FCLK) is set as MCLK/(Fk × 4). MCLK/(Fk × 256) is the sample frequency (conversion rate) for the converter. When Fk is programmed to zero, its value is interpreted as 256. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |