Electronic Components Datasheet Search
  English  ▼

X  

WM8985GEFL Datasheet(PDF) 21 Page - Wolfson Microelectronics plc

Part # WM8985GEFL
Description  Multimedia CODEC with Class D Headphone and Line Out
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8985GEFL Datasheet(HTML) 21 Page - Wolfson Microelectronics plc

Back Button WM8985GEFL Datasheet HTML 17Page - Wolfson Microelectronics plc WM8985GEFL Datasheet HTML 18Page - Wolfson Microelectronics plc WM8985GEFL Datasheet HTML 19Page - Wolfson Microelectronics plc WM8985GEFL Datasheet HTML 20Page - Wolfson Microelectronics plc WM8985GEFL Datasheet HTML 21Page - Wolfson Microelectronics plc WM8985GEFL Datasheet HTML 22Page - Wolfson Microelectronics plc WM8985GEFL Datasheet HTML 23Page - Wolfson Microelectronics plc WM8985GEFL Datasheet HTML 24Page - Wolfson Microelectronics plc WM8985GEFL Datasheet HTML 25Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 121 page
background image
Production Data
WM8985
w
PD, Rev 4.6, July 2009
21
INTERNAL POWER ON RESET CIRCUIT
Figure 7 Internal Power on Reset Circuit Schematic
The WM8985 includes an internal Power-On-Reset Circuit, as shown in Figure 7, which is used to
reset the digital logic into a default state after power up. The POR circuit is powered from AVDD1
and monitors DCVDD. It asserts PORB low if AVDD1 or DCVDD is below a minimum threshold.
Figure 8 Typical Power up Sequence where AVDD1 is Powered before DCVDD
Figure 8 shows a typical power-up sequence where AVDD1 comes up first. When AVDD1 goes
above the minimum threshold, Vpora, there is enough voltage for the circuit to guarantee PORB is
asserted low and the chip is held in reset. In this condition, all writes to the control interface are
ignored. Now AVDD1 is at full supply level. Next DCVDD rises to Vpord_on and PORB is released high
and all registers are in their default state and writes to the control interface may take place.
On power down, where AVDD1 falls first, PORB is asserted low whenever AVDD1 drops below the
minimum threshold Vpora_off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com