| Electronic Components Datasheet Search |
|
WM8351 Datasheet(PDF) 40 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8351 Datasheet(HTML) 40 Page - Wolfson Microelectronics plc |
|
40 / 330 page ![]() WM8351 Production Data w PD, April 2012, Rev 4.5 40 The sequence of signals associated with a single register read operation is illustrated in Figure 24. Figure 24 Control Interface 2-wire Register Read The Control Interface also supports other register operations, as listed above. The interface protocol for these operations is summarised below. The terminology used in the following figures is detailed in Table 2. TERMINOLOGY DESCRIPTION S Start Condition Sr Repeated start A Acknowledge P Stop Condition R/W ReadNotWrite 0 = Write 1 = Read [White field] Data flow from bus master to WM8351 [Grey field] Data flow from WM8351 to bus master Table 2 Control Interface Terminology Figure 25 Single Register Write to Specified Address Figure 26 Single Register Read from Specified Address Device ID S A Register Address (0) A MSByte Data 0 A LSByte Data 0 A RW Written to 'Register Address' A MSByte Data N A LSByte Data N A P Written to 'Register Address+N' MSByte Data 1 MSByte Data N-2 A MSByte Data N-1 A LSByte Data N-1 Written to 'Register Address+N-1' Figure 27 Multiple Register Write to Specified Address using Auto-increment |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |