 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
WM8351 Datasheet(PDF) 32 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8351 Datasheet(HTML) 32 Page - Wolfson Microelectronics plc |
|
|
32 / 330 page  WM8351 Production Data w PD, April 2012, Rev 4.5 32 10 SIGNAL TIMING REQUIREMENTS 10.1 SYSTEM CLOCK TIMING Figure 14 Master Clock Timing Master Clock Timing PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT MCLK cycle time TMCLKY 40 ns MCLK duty cycle = high time / low time 60:40 40:60 10.2 AUDIO INTERFACE TIMING - MASTER MODE Figure 15 Digital Audio Data Timing – Master Mode Test Conditions DCVDD = 1.8V, DBVDD = 3.3V, DGND = 0V, TA = +25 oC, Master Mode, fs = 48kHz, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT BCLK rise time (10pF load) tBCLKR 3 ns BCLK fall time (10pF load) tBCLKF 3 ns BCLK duty cycle tBCLKDS 60:40 40:60 LRC propagation delay from BCLK falling edge tDL 10 ns ADCDAT propagation delay from BCLK falling edge tDDA 10 ns DACDAT setup time to BCLK rising edge tDST 10 ns DACDAT hold time from BCLK rising edge tDHT 10 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
