AD7712 datasheet(5/28 Pages) AD

5 / 28 page

–5–

REV. E

AD7712

TIMING CHARACTERISTICS1, 2

Limit at TMIN, TMAX

Parameter

(A, S Versions)

Units

Conditions/Comments

fCLK IN

4, 5

Master Clock Frequency: Crystal Oscillator or

Externally Supplied

400

kHz min

AVDD = +5 V

± 5%

MHz max

For Specified Performance

MHz

AVDD = +5.25 V to +10.5 V

tCLK IN LO

0.4

× t

CLK IN

ns min

Master Clock Input Low Time; tCLK IN = 1/fCLK IN

tCLK IN HI

0.4

× t

CLK IN

ns min

Master Clock Input High Time

ns max

Digital Output Rise Time; Typically 20 ns

ns max

Digital Output Fall Time; Typically 20 ns

1000

ns min

SYNC Pulsewidth

Self-Clocking Mode

ns min

DRDY to RFS Setup Time; t

CLK IN = 1/fCLK IN

ns min

DRDY to RFS Hold Time

× t

CLK IN

ns min

A0 to

RFS Setup Time

ns min

A0 to

RFS Hold Time

× t

CLK IN + 20

ns max

RFS Low to SCLK Falling Edge

× t

CLK IN + 20

ns max

Data Access Time (

RFS Low to Data Valid)

tCLK IN/2

ns min

SCLK Falling Edge to Data Valid Delay

tCLK IN/2 + 30

ns max

tCLK IN/2

ns nom

SCLK High Pulsewidth

t10

× t

CLK IN/2

ns nom

SCLK Low Pulsewidth

t14

ns min

A0 to

TFS Setup Time

t15

ns min

A0 to

TFS Hold Time

t16

× t

CLK IN + 20

ns max

TFS to SCLK Falling Edge Delay Time

t17

× t

CLK IN

ns min

TFS to SCLK Falling Edge Hold Time

t18

ns min

Data Valid to SCLK Setup Time

t19

ns min

Data Valid to SCLK Hold Time

(DVDD = +5 V

5%; AVDD = +5 V or +10 V

5%; VSS = 0 V or –5 V

5%; AGND = DGND =

0 V; fCLKIN =10 MHz; Input Logic 0 = 0 V, Logic 1 = DVDD unless otherwise noted.)

AD7712 Datasheet(PDF) 5 Page - Analog Devices

AD7712 Datasheet(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL