ADV7182 datasheet(13/96 Pages) AD

13 / 96 page

Data Sheet

ADV7182

Rev. A | Page 13 of 96

ANALOG FRONT END

Figure 8. Manual Muxing

INPUT CONFIGURATION

The following two steps are key for configuring the ADV7182 to

correctly decode the input video.

Use INSEL[4:0] to configure the routing and format decoding

(CVBS, Y/C, or YPrPb).

If the input requirements are not met using the INSEL[4:0]

options, the analog input muxing section must be configured

manually to correctly route the video from the analog

input pins to the ADC. The standard definition processor

block, which decodes the digital data, should be configured

to process the CVBS, Y/C, or YPrPb format. This is performed

by INSEL[4:0] selection.

INSEL[4:0], Input Control, Address 0x00[4:0]

The INSEL bits allow the user to select the input format. They also

configure the standard definition processor core to process CVBS,

differential CVBS, S-Video (Y/C), or component (YPrPb) format.

INSEL[4:0] has predefined analog input routing schemes that

do not require manual mux programming (see Table 9). This

allows the user to route the various video signal types to the

decoder and select them using INSEL[4:0] only. The added

benefit is that if, for example, the CVBS input is selected, the

remaining channels are powered down.

Table 9. INSEL[4:0]

INSEL[4:0]

Video Format

Analog Input

00000

CVBS

CVBS input on AIN1

00001

CVBS

CVBS input on AIN2

00010

CVBS

CVBS input on AIN3

00011

CVBS

CVBS input on AIN4

01000

Y/C (S-Video)

Y input on AIN1

C input on AIN2

01001

Y/C (S-Video)

Y input on AIN3

C input on AIN4

01100

YPrPb

Y input on AIN1

Pb input on AIN2

Pr input on AIN3

01110

Differential CVBS

Positive on AIN1

Negative on AIN2

01111

Differential CVBS

Positive on AIN3

Negative on AIN4

ANALOG INPUT MUXING

The ADV7182 has an integrated analog muxing section that

allows more than one source of video signal to be connected to

the decoder.

A maximum of four CVBS inputs can be connected to and

decoded by the ADV7182. As shown in the Pin Configuration and

Function Description section, these analog input pins lie in close

proximity to one another, which requires careful design of the PCB

layout. For example, route ground shielding between all signals

through tracks that are physically close together. It is strongly

recommended that any unused analog input pins be connected

to AGND to act as a shield.

AIN1

AIN2

AIN3

AIN4

AIN2

MAN_MUX_EN

MUX_0[3:0]

MUX_3[3:0]

AIN2

AIN4

MUX_1[3:0]

AIN2

AIN3

MUX_2[3:0]

ADC

ADV7182 Datasheet(PDF) 13 Page - Analog Devices

ADV7182 Datasheet(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL