DP83848JSQ datasheet(18/80 Pages) TI

18 / 80 page

www.national.com

2.3 PHY ADDRESS

The 5 PHY address inputs pins are shared with the

RXD[3:0] pins and COL pin as shown below.

The DP83848J can be set to respond to any of 32 possible

PHY addresses via strap pins. The information is latched

into the PHYCR register (address 19h, bits [4:0]) at device

power-up and hardware reset. The PHY Address pins are

shared with the RXD and COL pins. Each DP83848J or

port sharing an MDIO bus in a system must have a unique

physical address.

The DP83848J supports PHY Address strapping values 0

(<00000>) through 31 (<11111>). Strapping PHY Address

0 puts the part into Isolate Mode. It should also be noted

that selecting PHY Address 0 via an MDIO write to PHYCR

will not put the device in Isolate Mode. See Section 2.3.1

for more information.

For further detail relating to the latch-in timing requirements

of the PHY Address pins, as well as the other hardware

configuration pins, refer to the Reset summary in

Section 6.0.

Since the PHYAD[0] pin has weak internal pull-up resistor

and PHYAD[4:1] pins have weak internal pull-down resis-

tors, the default setting for the PHY address is 00001

(01h).

Refer to Figure 2 for an example of a PHYAD connection to

external components. In this example, the PHYAD strap-

ping results in address 00011 (03h).

2.3.1 MII Isolate Mode

The DP83848J can be put into MII Isolate mode by writing

to bit 10 of the BMCR register or by strapping in Physical

Address 0. It should be noted that selecting Physical

Address 0 via an MDIO write to PHYCR will not put the

device in the MII isolate mode.

When in the MII isolate mode, the DP83848J does not

respond to packet data present at TXD[3:0], TX_EN inputs

and presents a high impedance on the TX_CLK, RX_CLK,

RX_DV, RX_ER, RXD[3:0], COL, and CRS outputs. When

in Isolate mode, the DP83848J will continue to respond to

all management transactions.

While in Isolate mode, the PMD output pair will not transmit

packet data but will continue to source 100BASE-TX

scrambled idles or 10BASE-T normal link pulses.

The DP83848J can Auto-Negotiate or parallel detect to a

specific technology depending on the receive signal at the

PMD input pair. A valid link can be established for the

receiver even when the DP83848J is in Isolate mode.

Table 2. PHY Address Mapping

Pin #

PHYAD Function

RXD Function

PHYAD0

COL

PHYAD1

RXD_0

PHYAD2

RXD_1

PHYAD3

RXD_2

PHYAD4

RXD_3

Figure 2. PHYAD Strapping Example

VCC

DP83848JSQ Datasheet(PDF) 18 Page - Texas Instruments

DP83848JSQ Datasheet(HTML) 18 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL