LP8543

SNVS604D – AUGUST 2009 – REVISED MARCH 2013

www.ti.com

Logic Interface Characteristics (continued)

Symbol

Parameter

Condition

Min

Typ

Max

Units

Output Leakage Current

-1.0

1.0

µA

Logic Output ALSO

Output Low Level

0.3

0.5

V

Output High Level

V

Output Leakage Current

-1.0

1.0

µA

I

Limit

Symbol

Parameter

Units

Min

Max

Clock Frequency

400

kHz

1

Hold Time (repeated) START Condition

0.6

µs

2

Clock Low Time

1.3

µs

3

Clock High Time

600

ns

4

Setup Time for a Repeated START Condition

600

ns

5

Data Hold Time

50

ns

6

Data Setup Time

100

ns

7

Rise Time of SDA and SCL

300

ns

8

Fall Time of SDA and SCL

300

ns

9

Set-up Time for STOP condition

600

ns

10

Bus Free Time between a STOP and a START

1.3

µs

Condition

Capacitive Load for Each Bus Line

10

200

ns

Load of 1 pF corresponds to 1 ns.

(1)

SMBus Timing Parameters (SDA, SCLK)

(1) (2)

Limit

Units

Symbol

Parameter

Min

Max

Clock Frequency

10

100

kHz

1

Hold Time (repeated) START Condition

4.0

µs

2

Clock Low Time

4.7

µs

3

Clock High Time

4.0

50

µs

4

Setup Time for a Repeated START Condition

4.7

µs

5

Data Hold Time

300

ns

6

Data Setup Time

250

ns

7

Rise Time of SDA and SCL

1000

ns

8

Fall Time of SDA and SCL

300

ns

9

Set-up Time for STOP condition

4.0

µs

(1)

(2)

The switching characteristics of the LP8543 fully meets or exceeds the published System Management Bus (SMBus) Specification

Version 2.0.

8

Submit Documentation Feedback

Copyright © 2009–2013, Texas Instruments Incorporated

Product Folder Links: LP8543