Electronic Components Datasheet Search
  English  ▼

X  

AM3359 Datasheet(PDF) 145 Page - Texas Instruments

Click here to check the latest version.
Part # AM3359
Description  Sitara??AM335x ARM짰 Cortex??A8 Microprocessors (MPUs)
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM3359 Datasheet(HTML) 145 Page - Texas Instruments

Back Button AM3359 Datasheet HTML 141Page - Texas Instruments AM3359 Datasheet HTML 142Page - Texas Instruments AM3359 Datasheet HTML 143Page - Texas Instruments AM3359 Datasheet HTML 144Page - Texas Instruments AM3359 Datasheet HTML 145Page - Texas Instruments AM3359 Datasheet HTML 146Page - Texas Instruments AM3359 Datasheet HTML 147Page - Texas Instruments AM3359 Datasheet HTML 148Page - Texas Instruments AM3359 Datasheet HTML 149Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 236 page
background image
AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
www.ti.com
SPRS717F – OCTOBER 2011 – REVISED APRIL 2013
Table 5-30. GPMC and NAND Flash Switching Characteristics—Asynchronous Mode
OPP100
OPP50
NO.
PARAMETER
UNIT
MIN
MAX
MIN
MAX
tR(d)
Rise time, output data gpmc_ad[15:0]
2
2
ns
tF(d)
Fall time, output data gpmc_ad[15:0]
2
2
ns
GNF0
tw(wenV)
Pulse duration, output write enable gpmc_wen
A(1)
A(1)
ns
valid
GNF1
td(csnV-wenV)
Delay time, output chip select gpmc_csn[x](13)
B(2) - 0.2
B(2) + 2.0
B(2) - 5
B(2) + 5
ns
valid to output write enable gpmc_wen valid
GNF2
tw(cleH-wenV)
Delay time, output lower-byte enable and
C(3) - 0.2
C(3) + 2.0
C(3) - 5
C(3) + 5
ns
command latch enable gpmc_be0n_cle high to
output write enable gpmc_wen valid
GNF3
tw(wenV-dV)
Delay time, output data gpmc_ad[15:0] valid to
D(4) - 0.2
D(4) + 2.0
D(4) - 5
D(4) + 5
ns
output write enable gpmc_wen valid
GNF4
tw(wenIV-dIV)
Delay time, output write enable gpmc_wen
E(5) - 0.2
E(5) + 5
E(5) - 5
E(5) + 5
ns
invalid to output data gpmc_ad[15:0] invalid
GNF5
tw(wenIV-cleIV)
Delay time, output write enable gpmc_wen
F(6) - 0.2
F(6) + 2.0
F(6) - 5
F(6) + 5
ns
invalid to output lower-byte enable and command
latch enable gpmc_be0n_cle invalid
GNF6
tw(wenIV-csnIV)
Delay time, output write enable gpmc_wen
G(7) - 0.2
G(7) + 2.0
G(7) - 5
G(7) + 5
ns
invalid to output chip select gpmc_csn[x](13)
invalid
GNF7
tw(aleH-wenV)
Delay time, output address valid and address
C(3) - 0.2
C(3) + 2.0
C(3) - 5
C(3) + 5
ns
latch enable gpmc_advn_ale high to output write
enable gpmc_wen valid
GNF8
tw(wenIV-aleIV)
Delay time, output write enable gpmc_wen
F(6) - 0.2
F(6) + 2.0
F(6) - 5
F(6) + 5
ns
invalid to output address valid and address latch
enable gpmc_advn_ale invalid
GNF9
tc(wen)
Cycle time, write
H(8)
H(8)
ns
GNF10
td(csnV-oenV)
Delay time, output chip select gpmc_csn[x](13)
I(9) - 0.2
I(9) + 2.0
I(9) - 5
I(9) + 5
ns
valid to output enable gpmc_oen valid
GNF13
tw(oenV)
Pulse duration, output enable gpmc_oen valid
K(10)
K(10)
ns
GNF14
tc(oen)
Cycle time, read
L(11)
L(11)
ns
GNF15
tw(oenIV-csnIV)
Delay time, output enable gpmc_oen invalid to
M(12) - 0.2
M(12) + 2.0
M(12) - 5
M(12) + 5
ns
output chip select gpmc_csn[x](13) invalid
(1) A = (WEOffTime - WEOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK(14)
(2) B = ((WEOnTime - CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay - CSExtraDelay)) * GPMC_FCLK(14)
(3) C = ((WEOnTime - ADVOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay - ADVExtraDelay)) * GPMC_FCLK(14)
(4) D = (WEOnTime * (TimeParaGranularity + 1) + 0.5 * WEExtraDelay) * GPMC_FCLK(14)
(5) E = ((WrCycleTime - WEOffTime) * (TimeParaGranularity + 1) - 0.5 * WEExtraDelay) * GPMC_FCLK(14)
(6) F = ((ADVWrOffTime - WEOffTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay - WEExtraDelay)) * GPMC_FCLK(14)
(7) G = ((CSWrOffTime - WEOffTime) * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay - WEExtraDelay)) * GPMC_FCLK(14)
(8) H = WrCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK(14)
(9) I = ((OEOnTime - CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay - CSExtraDelay)) * GPMC_FCLK(14)
(10) K = (OEOffTime - OEOnTime) * (1 + TimeParaGranularity) * GPMC_FCLK(14)
(11) L = RdCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK(14)
(12) M = ((CSRdOffTime - OEOffTime) * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay - OEExtraDelay)) * GPMC_FCLK(14)
(13) In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4 or 5.
(14) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
Copyright © 2011–2013, Texas Instruments Incorporated
Peripheral Information and Timings
145
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com