Electronic Components Datasheet Search
  English  ▼

X  

ADSP-21486KSWZ-2AB Datasheet(PDF) 35 Page - Analog Devices

Part # ADSP-21486KSWZ-2AB
Description  SHARC Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-21486KSWZ-2AB Datasheet(HTML) 35 Page - Analog Devices

Back Button ADSP-21486KSWZ-2AB Datasheet HTML 31Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 32Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 33Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 34Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 35Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 36Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 37Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 38Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 68 page
background image
ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489
Rev. B
|
Page 35 of 68
|
March 2013
AMI Write
Use these specifications for asynchronous interfacing to memo-
ries. Note that timing for AMI_ACK, ADDR, DATA, AMI_RD,
AMI_WR, and strobe timing parameters only apply to asyn-
chronous access mode.
Table 33. AMI Write
Parameter
Min
Max
Unit
Timing Requirements
tDAAK
1, 2
AMI_ACK Delay from Address, Selects
tSDCLK – 9.7 + W
ns
tDSAK
1, 3
AMI_ACK Delay from AMI_WR Low
W – 6
ns
Switching Characteristics
tDAWH
2
Address Selects to AMI_WR Deasserted
tSDCLK –3.1+ W
ns
tDAWL
2
Address Selects to AMI_WR Low
tSDCLK –3
ns
tWW
AMI_WR Pulse Width
W – 1.3
ns
tDDWH
Data Setup Before AMI_WR High
tSDCLK –3.7+ W
ns
tDWHA
Address Hold After AMI_WR Deasserted
H + 0.15
ns
tDWHD
Data Hold After AMI_WR Deasserted
H
ns
tDATRWH
4
Data Disable After AMI_WR Deasserted
tSDCLK – 4.3 + H
tSDCLK + 4.9 + H
ns
tWWR
5
AMI_WR High to AMI_WR Low
tSDCLK –1.5+ H
ns
tDDWR
Data Disable Before AMI_RD Low
2 × tSDCLK – 6
ns
tWDE
AMI_WR Low to Data Enabled
tSDCLK – 3.7
ns
W = (number of wait states specified in AMICTLx register) × tSDCLK
H = (number of hold cycles specified in AMICTLx register) × tSDCLK
1 AMI_ACK delay/setup: System must meet tDAAK, or tDSAK, for deassertion of AMI_ACK (low).
2 The falling edge of MSx is referenced.
3 Note that timing for AMI_ACK, AMI_RD, AMI_WR, and strobe timing parameters only applies to asynchronous access mode.
4 See Test Conditions on Page 55 for calculation of hold times given capacitive and dc loads.
5 For Write to Write: tSDCLK + H, for both same bank and different bank. For Write to Read: 3 × tSDCLK + H, for the same bank and different banks.
Figure 20. AMI Write
AMI_ACK
AMI_DATA
tDAWH
tDWHA
tWWR
tDATRWH
tDWHD
tWW
tDDWR
tDDWH
tDAWL
tWDE
tDSAK
tDAAK
AMI_RD
AMI_WR
AMI_ADDR
AMI_MSx



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com