Electronic Components Datasheet Search
  English  ▼

X  

ADSP-21486KSWZ-2AB Datasheet(PDF) 52 Page - Analog Devices

Part # ADSP-21486KSWZ-2AB
Description  SHARC Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-21486KSWZ-2AB Datasheet(HTML) 52 Page - Analog Devices

Back Button ADSP-21486KSWZ-2AB Datasheet HTML 48Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 49Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 50Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 51Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 52Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 53Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 54Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 55Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 68 page
background image
Rev. B
|
Page 52 of 68
|
March 2013
ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489
Figure 37. MLB Timing (3-Pin Interface)
Table 53. MLB Interface, 5-Pin Specifications
Parameter
Min
Typ
Max
Unit
5-Pin Characteristics
tMLBCLK
MLB Clock Period
512 FS
256 FS
40
81
ns
ns
tMCKL
MLBCLK Low Time
512 FS
256 FS
15
30
ns
ns
tMCKH
MLBCLK High Time
512 FS
256 FS
15
30
ns
ns
tMCKR
MLBCLK Rise Time (VIL to VIH)6
ns
tMCKF
MLBCLK Fall Time (VIH to VIL)6
ns
tMPWV
1
MLBCLK Pulse Width Variation
2
nspp
tDSMCF
2
DAT/SIG Input Setup Time
3
ns
tDHMCF
DAT/SIG Input Hold Time
5
ns
tMCDRV
DS/DO Output Data Delay From MLBCLK Rising Edge
8
ns
tMCRDL
3
DO/SO Low From MLBCLK High
512 FS
256 FS
10
20
ns
ns
CMLB
DS/DO Pin Load
40
pf
1 Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp).
2 Gate Delays due to OR'ing logic on the pins must be accounted for.
3 When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset,
external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.
tMCKH
MLBSIG/
MLBDAT
(Rx, Input)
tMCKL
tMCKR
MLBSIG/
MLBDAT
(Tx, Output)
tMCFDZ
tDSMCF
MLBCLK
tMLBCLK
VALID
tDHMCF
tMCKF
tMCDRV
VALID
tMDZH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com