ADSP-21486KSWZ-2AB datasheet(41/68 Pages) AD

41 / 68 page

ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

Rev. B

Page 41 of 68

March 2013

Input Data Port (IDP)

The timing requirements for the IDP are given in Table 39. IDP

signals are routed to the DAI_P20–1 pins using the SRU. There-

fore, the timing specifications provided below are valid at the

DAI_P20–1 pins.

Table 39. Input Data Port (IDP)

Parameter

Min

Max

Unit

Timing Requirements

tSISFS

Frame Sync Setup Before Serial Clock Rising Edge

3.8

tSIHFS

Frame Sync Hold After Serial Clock Rising Edge

2.5

tSISD

Data Setup Before Serial Clock Rising Edge

2.5

tSIHD

Data Hold After Serial Clock Rising Edge

2.5

tIDPCLKW

Clock Width

(tPCLK × 4) ÷ 2 – 1

tIDPCLK

Clock Period

tPCLK × 4

1 The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can

be either CLKIN or any of the DAI pins.

Figure 25. IDP Master Timing

DAI_P20–1

(SCLK)

SAMPLE EDGE

DAI_P20–1

(FS)

DAI_P20–1

(SDATA)

tIDPCLK

tIDPCLKW

tSISFS

tSIHFS

tSIHD

tSISD

ADSP-21486KSWZ-2AB Datasheet(PDF) 41 Page - Analog Devices

ADSP-21486KSWZ-2AB Datasheet(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL