Electronic Components Datasheet Search
  English  ▼

X  

ADSP-21486KSWZ-2AB Datasheet(PDF) 47 Page - Analog Devices

Part # ADSP-21486KSWZ-2AB
Description  SHARC Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-21486KSWZ-2AB Datasheet(HTML) 47 Page - Analog Devices

Back Button ADSP-21486KSWZ-2AB Datasheet HTML 43Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 44Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 45Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 46Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 47Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 48Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 49Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 50Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 51Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 68 page
background image
ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489
Rev. B
|
Page 47 of 68
|
March 2013
S/PDIF Transmitter Input Data Timing
The timing requirements for the S/PDIF transmitter are given
in Table 47. Input signals are routed to the DAI_P20–1 pins
using the SRU. Therefore, the timing specifications provided
below are valid at the DAI_P20–1 pins.
Oversampling Clock (TxCLK) Switching Characteristics
The S/PDIF transmitter requires an oversampling clock input.
This high frequency clock (TxCLK) input is divided down to
generate the internal biphase clock.
Table 47. S/PDIF Transmitter Input Data Timing
Parameter
Min
Max
Unit
Timing Requirements
tSISFS
1
Frame Sync Setup Before Serial Clock Rising Edge
3
ns
tSIHFS
1
Frame Sync Hold After Serial Clock Rising Edge
3
ns
tSISD
1
Data Setup Before Serial Clock Rising Edge
3
ns
tSIHD
1
Data Hold After Serial Clock Rising Edge
3
ns
tSITXCLKW
Transmit Clock Width
9
ns
tSITXCLK
Transmit Clock Period
20
ns
tSISCLKW
Clock Width
36
ns
tSISCLK
Clock Period
80
ns
1 The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG’s input can
be either CLKIN or any of the DAI pins.
Figure 33. S/PDIF Transmitter Input Timing
SAMPLE EDGE
DAI_P20–1
(TxCLK)
DAI_P20–1
(SCLK)
DAI_P20–1
(FS)
DAI_P20–1
(SDATA)
tSITXCLKW
tSITXCLK
tSISCLKW
tSISCLK
tSISFS
tSIHFS
tSISD
tSIHD
Table 48. Oversampling Clock (TxCLK) Switching Characteristics
Parameter
Max
Unit
Frequency for TxCLK = 384 × Frame Sync
Oversampling Ratio × Frame Sync <= 1/tSITXCLK MHz
Frequency for TxCLK = 256 × Frame Sync
49.2
MHz
Frame Rate (FS)
192.0
kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com