Electronic Components Datasheet Search
  English  ▼

X  

AS3658 Datasheet(PDF) 97 Page - ams AG

Part # AS3658
Description  Power and Audio Management Unit for Portable Devices
PDF  158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3658 Datasheet(HTML) 97 Page - ams AG

Back Button AS3658 Datasheet HTML 93Page - ams AG AS3658 Datasheet HTML 94Page - ams AG AS3658 Datasheet HTML 95Page - ams AG AS3658 Datasheet HTML 96Page - ams AG AS3658 Datasheet HTML 97Page - ams AG AS3658 Datasheet HTML 98Page - ams AG AS3658 Datasheet HTML 99Page - ams AG AS3658 Datasheet HTML 100Page - ams AG AS3658 Datasheet HTML 101Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 158 page
background image
Table 99. i2s master control1 Register
Addr:131
I2s master control1
This register controls the external clock divider for i2s master mode
Bit
Bit Name
Default
Access
Description
www.austriamicrosystems.com
Revision 1v13
96 - 157
AS3658
Data Sheet Confidential - Detail ed Descri ption- Audio Functi ons
11,025
12288
555,28
555
11,03
0,05
8,000
12288
766,00
766
8,00
0,00
48,000
12000
123,00
123
48,00
0,00
44,100
12000
134,05
134
44,12
0,04
32,000
12000
185,50
186
31,91
-0,27
29,400
12000
202,08
202
29,41
0,04
24,000
12000
248,00
248
24,00
0,00
22,050
12000
270,11
270
22,06
0,04
12,000
12000
498,00
498
12,00
0,00
11,025
12000
542,22
542
11,03
0,04
8,000
12000
748,00
748
8,00
0,00
7:0
i2s_clk_divider<7:0>
00h
R/W
Bit 7:0 of divider for MCLK2 input pin
Table 100. i2s master control2 Register
Addr:132
I2s master control2
This register controls the external clock divider and modes for i2s master
mode
Bit
Bit Name
Default Access
Description
2:0
i2s_clk_divider<10:8>
000b
R/W
Bit 10:8 of divider for MCLK2 input pin
3
i2s_master_on
0b
R/W
0
i2s master mode disabled
1
i2s master mode enabled
4
i2s_lrclk_sclk_out_en
0b
R/W
0
LRCLK1 and SCLK1 are used as input (slave
mode)
1
LRCLK1 and SCLK1 are used as output (master
mode).
Clock input for PLL is MCLK2
5
i2s_mclk_out_en
0b
R/W
0
MCLK1 used as input (slave mode)
1
MCLK1 used as output for master clock of an
external I2S. Clock input for PLL is MCLK2
(MCLK1=256*LRCLK, if bit mclk256=1;
MCLK=128*LRCLK, if bit mclk256=0)
6
sdo_on_ mclk1
0b
R/W
0
Normal operation of MCLK1 (input or output
according to bit is2_mclk_out_en bit)
1
MCLK1 used as SDO output (e.g. for audio ADC).
May be used as data output (SDO) for I2S_2 port
Table 98. PLL,i2s_clk_divider settings
Sample rate
MCLK2 input
Divider
i2s_clk_divider
<10:0>
Actual sample
rate
Error
kHz
kHz
kHz
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com