Electronic Components Datasheet Search
  English  ▼

X  

TS68302VR16 Datasheet(PDF) 40 Page - ATMEL Corporation

Part # TS68302VR16
Description  Integrated Multiprotocol Processor IMP
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

TS68302VR16 Datasheet(HTML) 40 Page - ATMEL Corporation

Back Button TS68302VR16 Datasheet HTML 36Page - ATMEL Corporation TS68302VR16 Datasheet HTML 37Page - ATMEL Corporation TS68302VR16 Datasheet HTML 38Page - ATMEL Corporation TS68302VR16 Datasheet HTML 39Page - ATMEL Corporation TS68302VR16 Datasheet HTML 40Page - ATMEL Corporation TS68302VR16 Datasheet HTML 41Page - ATMEL Corporation TS68302VR16 Datasheet HTML 42Page - ATMEL Corporation TS68302VR16 Datasheet HTML 43Page - ATMEL Corporation TS68302VR16 Datasheet HTML 44Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 47 page
background image
40
TS68302
2117A–HIREL–11/02
•
detection of frames that are too long,
•
programmable 0 - 15 FLAGS between successive frames,
•
automatic retransmission in case of collision.
The SCC BISYNC mode key features are as follows:
•
flexible data buffers,
•
eight control recognition registers,
•
automatic SYNC1 and SYNC2 detection,
•
SYNC/DLE stripping and insertion,
•
CRC-16 and LRC generation/checking,
•
parity (VRC) generation/checking,
•
supports BISYNC transparent operation (use of DLE characters),
•
supports promiscuous (totally transparent) reception and transmission,
•
maintains parity error counter,
•
external SYNC support,
•
reverse data mode.
The SCC DDCMP mode key features are as follows:
•
synchronous and asynchronous DDCMP links supported,
•
flexible data buffers,
•
four address comparison registers with mask,
•
automatic frame synchronization,
•
automatic message synchronization by searching for SOH, ENQ, or DLE,
•
CRC-16 generation/checking,
•
NRZ/NRZI data encoding,
•
maintenance of four 16-bit error counters.
The SCC V.110 mode key features are as follows:
•
provides synchronization and reception of 80-bit frames,
•
automatic detection of framing errors,
•
allows transmission of the 80-bit frame.
The SCC UART mode key features are as follows:
•
flexible message-oriented data buffers,
•
multidrop operation,
•
receiver wakeup on idle line or address mode,
•
eight control character comparison registers,
•
two address comparison registers,
•
four 16-bit error counters,
•
programmable data length (7 - 8 bits),
•
programmable 1 or 2 stop bits with fractional stop bits,
•
even/odd/force/no parity generation,
•
even/odd/no parity check,
•
frame error, noise error, break, and idle detection,
•
transmits idle and break sequences,
•
freeze transmission option,



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com