80960JD datasheet(9/86 Pages) INTEL

9 / 86 page

80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor

Datasheet

2.0

80960Jx Overview

The 80960Jx processor offers high performance to cost-sensitive 32-bit embedded applications.

The 80960Jx is object code compatible with the 80960 core architecture and is capable of sustained

execution at the rate of one instruction per clock. This processor’s features include generous

instruction cache, data cache, and data RAM. It also boasts a fast interrupt mechanism and

dual-programmable timer units.

The 80960Jx processor’s clock multiplication operates the processor core at two or three times the

bus clock rate to improve execution performance without increasing the complexity of board

designs.

Memory subsystems for cost-sensitive embedded applications often impose substantial wait state

penalties. The 80960Jx integrates considerable storage resources on-chip to decouple CPU

execution from the external bus.

The 80960Jx rapidly allocates and de-allocates local register sets during context switches. The

processor must flush a register set to the stack only when it saves more than seven sets to its local

A 32-bit multiplexed burst bus provides a high-speed interface to system memory and I/O. A full

complement of control signals simplifies the connection of the 80960Jx to external components.

The user programs physical and logical memory attributes through memory-mapped control

registers (MMRs), an extension not found on the i960

® Kx, Sx or Cx processors. Physical and

logical configuration registers enable the processor to operate with all combinations of bus width

and data object alignment. The processor supports a homogeneous byte ordering model.

This processor integrates two important peripherals: a timer unit and an interrupt controller. These

and other hardware resources are programmed through memory-mapped control registers, an

extension to the familiar i960 processor architecture.

The timer unit (TU) offers two independent 32-bit timers for use as real-time system clocks and

general-purpose system timing. These operate in either single-shot or auto-reload mode and may

generate interrupts.

The interrupt controller unit (ICU) provides a flexible, low-latency means for requesting interrupts.

The ICU provides full programmability of up to 240 interrupt sources into 31 priority levels. The

ICU takes advantage of a cached priority table and optional routine caching to minimize interrupt

latency. Clock doubling on the 80960JD/JC processors reduces interrupt latency by 40% compared

to the 80960JA/JF, and clock tripling on the 80960JT reduces interrupt latency by 20% compared

to the 80960JD/JC. Local registers may be dedicated to high-priority interrupts to further reduce

latency. Acting independently from the core, the ICU compares the priorities of posted interrupts

with the current process priority, off-loading this task from the core. The ICU also supports the

integrated timer interrupts.

The 80960Jx features a Halt mode designed to support applications where low power consumption

is critical. The halt instruction shuts down instruction execution, resulting in a power savings of up

to 90 percent.

The 80960Jx’s testability features, including ONCE (On-Circuit Emulation) mode and Boundary

Scan (JTAG), provide a powerful environment for design debug and fault diagnosis.

80960JD Datasheet(PDF) 9 Page - Intel Corporation

80960JD Datasheet(HTML) 9 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL