| Electronic Components Datasheet Search |
|
80960JD Datasheet(PDF) 12 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
80960JD Datasheet(HTML) 12 Page - Intel Corporation |
|
12 / 86 page ![]() 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor 12 Datasheet 2.5 Instruction Set Summary The 80960Jx adds several new instructions to the i960 processor core architecture. The new instructions are: • Conditional Move • Conditional Add • Conditional Subtract • Byte Swap • Halt • Cache Control • Interrupt Control Table 2 identifies the instructions that the 80960Jx supports. Refer to the i960 ® Jx Microprocessor Developer’s Manual (272483) for a detailed description of each instruction. 2.6 Faults and Debugging The 80960Jx employs a comprehensive fault model. The processor responds to faults by making implicit calls to a fault handling routine. Specific information collected for each fault allows the fault handler to diagnose exceptions and recover appropriately. The processor also has built-in debug capabilities. In software, the 80960Jx may be configured to detect as many as seven different trace event types. Alternatively, mark and fmark instructions may generate trace events explicitly in the instruction stream. Hardware breakpoint registers are also available to trap on execution and data addresses. 2.7 Low Power Operation Intel fabricates the 80960Jx using an advanced sub-micron manufacturing process. The processor’s sub-micron topology provides the circuit density for optimal cache size and high operating speeds while dissipating modest power. The processor also uses dynamic power management to turn off clocks to unused circuits. Users may program the 80960Jx to enter Halt mode for maximum power savings. In Halt mode, the processor core stops completely while the integrated peripherals continue to function, reducing overall power requirements up to 90 percent. Processor execution resumes from internally or externally generated interrupts. 2.8 Test Features The 80960Jx incorporates numerous features that enhance the user’s ability to test both the processor and the system to which it is attached. These features include ONCE (On-Circuit Emulation) mode and Boundary Scan (JTAG). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |