Electronic Components Datasheet Search
  English  ▼

X  

HDMP-1024 Datasheet(PDF) 9 Page - Agilent(Hewlett-Packard)

Part # HDMP-1024
Description  Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HP [Agilent(Hewlett-Packard)]
Direct Link  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

HDMP-1024 Datasheet(HTML) 9 Page - Agilent(Hewlett-Packard)

Back Button HDMP-1024 Datasheet HTML 5Page - Agilent(Hewlett-Packard) HDMP-1024 Datasheet HTML 6Page - Agilent(Hewlett-Packard) HDMP-1024 Datasheet HTML 7Page - Agilent(Hewlett-Packard) HDMP-1024 Datasheet HTML 8Page - Agilent(Hewlett-Packard) HDMP-1024 Datasheet HTML 9Page - Agilent(Hewlett-Packard) HDMP-1024 Datasheet HTML 10Page - Agilent(Hewlett-Packard) HDMP-1024 Datasheet HTML 11Page - Agilent(Hewlett-Packard) HDMP-1024 Datasheet HTML 12Page - Agilent(Hewlett-Packard) HDMP-1024 Datasheet HTML 13Page - Agilent(Hewlett-Packard) Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
624
HDMP-1022 (Tx) Timing
Figure 6 shows the Tx timing
diagram. Under normal
operations, the Tx PLL locks an
internally generated clock to the
incoming STRBIN. The incoming
data, D0-D19, ED, FF, DAV*,
CAV*, and FLAG, are latched by
this internal clock. For
MDFSEL=0, the input rate of
STRBIN is expected to be the
same as the parallel data rate. For
MDFSEL=1, STRBIN should be
1/2 of the incoming parallel data
rate. The data must be valid
before it’s sampled for a set-up
time (ts), and remain valid after
it’s sampled for a hold time (th).
In single frame mode
(MDFSEL=0), ts and th are
referenced to the rising edge of
STRBIN. In double frame mode
(MDFSEL=1), ts and th are
referenced to half the frame
period from the rising or falling
edge of STRBIN plus 4 ns.
STRBOUT appears after this
reference with a delay of
∆T
strb.
The rate of STRBOUT is always
the same as the word rate of the
incoming data, independent of
MDFSEL.
The start of a frame, D0, in the
high speed serial output occurs
after a delay of td after the rising
edge of the STRBIN. The typical
value of td may be calculated by
using the following formula.
Figure 6. HDMP-1022 (Tx) Timing Diagram.
HDMP-1022 (Tx) Timing Characteristics
Tc = 0
°C to +85°C, V
CC = 4.5 V to 5.5 V
Symbol
Parameter
Units
Min.
Typ.
Max.
ts
Setup Time, for D0-D19 Relative to Rising Edge of STRBIN,
nsec
2.0*
ED, FF, DAV*, CAV* and FLAG
th
Hold Time, for D0-D19 Relative to Rising Edge of STRBIN,
nsec
2.0*
ED, FF, DAV*, CAV* and FLAG
∆T
strb
STRBOUT - STRBIN Delay at 64 MHz in 20-bit Mode
nsec
4.0
*In double frame mode, due to the internal clock delay, ts and th are referenced to half the frame period plus 4 ns from the rising or
falling edge of STRBIN.
1/2 FRAME PERIOD
ts
th
tstrb
td
D-FIELD
C-FIELD
STRBIN
MDFSEL = 0
STRBIN
MDFSEL = 1
D00 - D19
ED, FF
DAV*, CAV*
FLAG
STRBOUT
DOUT
HCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com