Electronic Components Datasheet Search
  English  ▼

X  

80C187 Datasheet(PDF) 27 Page - Intel Corporation

Part # 80C187
Description  80-BIT MATH COPROCESSOR
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

80C187 Datasheet(HTML) 27 Page - Intel Corporation

Back Button 80C187 Datasheet HTML 22Page - Intel Corporation 80C187 Datasheet HTML 23Page - Intel Corporation 80C187 Datasheet HTML 24Page - Intel Corporation 80C187 Datasheet HTML 25Page - Intel Corporation 80C187 Datasheet HTML 26Page - Intel Corporation 80C187 Datasheet HTML 27Page - Intel Corporation 80C187 Datasheet HTML 28Page - Intel Corporation 80C187 Datasheet HTML 29Page - Intel Corporation 80C187 Datasheet HTML 30Page - Intel Corporation  
Zoom Inzoom in Zoom Outzoom out
 27 / 30 page
background image
80C187
80C187 EXTENSIONS TO THE CPU’s
INSTRUCTION SET
Instructions for the 80C187 assume one of the five
forms shown in Table 12 In all cases instructions
are at least two bytes long and begin with the bit
pattern 11011B which identifies the ESCAPE class
of instruction Instructions that refer to memory oper-
ands specify addresses using the CPU’s addressing
modes
MOD (Mode field) and RM (RegisterMemory spec-
ifier) have the same interpretation as the corre-
sponding fields of CPU instructions (refer to Pro-
grammer’s Reference Manual for the CPU) The
DISP (displacement) is optionally present in instruc-
tions that have MOD and RM fields Its presence
depends on the values of MOD and RM as for in-
structions of the CPU
The instruction summaries that follow assume that
the instruction has been prefetched decoded and is
ready for execution that bus cycles do not require
wait states that there are no local bus HOLD re-
quests delaying processor access to the bus and
that no exceptions are detected during instruction
execution Timings are given in internal 80C187
clocks and include the time for opcode and data
transfer between the CPU and the NPX If the in-
struction has MOD and RM fields that call for both
base and index registers add one clock
Table 12 Instruction Formats
Instruction
Optional
First Byte
Second Byte
Field
1
11011
OPA
1
MOD
1
OPB
RM
DISP
2
11011
MF
OPA
MOD
OPB
RM
DISP
3
11011
d
P
OPA
1
1
OPB
ST (i)
4
11011
0
0
1
1
1
1
OP
5
11011
0
1
1
1
1
1
OP
15–11
10
9
8
7
6
5
4 3
2
1
0
NOTES
OP e Instruction opcode possibly split into two fields OPA and OPB
MF e Memory Format
00
32-Bit Real
01
32-Bit Integer
10
64-Bit Real
11
16-Bit Integer
d e Destination
0
Destination is ST(0)
0
Destination is ST(i)
R XOR d e 0
Destination (op) Source
R XOR d e 1
Source (op) Destination
In FSUB and FDIV the low-order bit of OPB is the R (reversed) bit
P e Pop
0
Do not pop stack
1
Pop stack after operation
ESC e 11011
ST(i) e Register Stack Element
i
000 e Stack Top
001 e Second Stack Element



111 e Eighth Stack Element
27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com