| Electronic Components Datasheet Search |
|
AN2556 Datasheet(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN2556 Datasheet(HTML) 20 Page - STMicroelectronics |
|
20 / 35 page ![]() New features AN2556 20/35 2.2.1 Hardware impacts None. 2.2.2 Software impacts None, if only CLKOUT is needed. When the CLKOUT function is enabled by setting the CLKEN bit of register SYSCON, CPU clock output is on P3.15 by default. To access the XCLKOUTDIV register and thus program the clock prescaling factor, the XMISCEN bit of XPERCON and XPEN of the SYSCON registers must be set. 2.3 New multiplexer for X-Interrupts The limited number of XBus interrupt lines of the present ST10 architecture imposes some constraints on the implementation of new functionalities. In particular, the additional XPeripherals XSSC, XASC, XI2C and XPWM need some resources to implement interrupt and PEC transfer. For this reason, a complex but very flexible multiplexed structure for interrupt is suggested. In Figure 2: X-Interrupt basic structure the principle is represented through a simple diagram, which shows the basic structure replicated for each of the four X- interrupt vectors (XP0INT, XP1INT, XP2INT and XP3INT). It is based on a new 16-bit register XIRxSEL (x = 0,1,2,3), divided in two portions: ● Byte High (XIRxSEL[15:8]) Interrupt Enable bits ● Byte Low (XIRxSEL[7:0]) Interrupt Flag bits |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |