| Electronic Components Datasheet Search |
|
UPD70741 Datasheet(PDF) 104 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD70741 Datasheet(HTML) 104 Page - NEC |
|
104 / 112 page ![]() µPD70741 104 (12) INTPn input setup time, hold time Parameter Symbol Conditions MIN. MAX. Unit INTPn input low setup time 144 tSILK 9ns INTPn input high setup time 145 tSIHK 9ns INTPn input low pulse width 146 tCYIL 2 tCYK INTPn input high-level width 147 tCYIH 2tCYK (13) NMI input The NMI pin incorporates a noise eliminator which is based on an analog delay (60 to 300 ns). The input setup time and input hold time are not, therefore, specified for NMI. The NMI pin accepts a level input, such that the input level must be held until the acceptance of the input is confirmed after a branch to the handler. CLKOUT (output) INTPn (input) (edge mode) INTPn (input) (level mode) 145 147 146 144 144 NMI (input) Internal NMI signal CPU processing Analog delay Analog delay Analog delay Normal processing Nonmaskable interrupt handling After confirming acceptance, de-activate NMI from the interrupt handler. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |