AM4376 datasheet(198/261 Pages) TI

198 / 261 page

DQ31

DM31

DQS3_t

DQS3_c

DDR_D31

DDR_D24

32-Bit LPDDR2

Device

0.1 µF

49.9

20mW

(± %

)

0.1 µF

32-Bit LPDDR2

Interface

DDR_DQM3

DDR_DQS3

DDR_DQSn3

DDR_D23

DDR_D16

DDR_DQM2

DDR_DQS2

DDR_DQSn2

DDR_D15

DDR_D8

DDR_DQM1

DDR_DQS1

DDR_DQSn1

DDR_D7

DDR_D0

DDR_DQM0

DDR_DQS0

DDR_DQSn0

DDR_VREF

DDR_VTP

DQ24

DQ23

DQ16

DM2

DQS2_t

DQS2_c

ZQ0/1

Vref(CA)

Vref(DQ)

DQ15

DQ8

DQ7

DQ0

DM1

DM0

DQS1_t

DQS1_c

DQS0_t

DQS0_c

CK_c

DDR_CK

DDR_CKn

DDR_CKE1

DDR_CSn0

DDR_CSn1

DDR_RASn

DDR_CASn

DDR_WEn

DDR_BA0

DDR_BA1

CK_t

CS1_n

CS0_n

CA0

CKE1

CA1

CA2

CA7

CA8

DDR_CKE0

CKE0

DDR_BA2

DDR_A1

DDR_A2

DDR_A10

DDR_A13

CA9

CA5

CA6

CA4

CA3

1 K

VDDS_DDR

0.1 µF

1 K

DDR_VREF

AM4376, AM4377, AM4378, AM4379

SPRS851B – JUNE 2014 – REVISED APRIL 2015

www.ti.com

Figure 5-80. 32-Bit Interface Using One 32-Bit LPDDR2 Device

When not using a part of LPDDR2 interface (using x16 or not using the LPDDR2 interface):

•

Connect the VDDS_DDR supply to 1.8 V

•

Connect the DDR_VREF supply to 0.9 V

•

Tie off DDR_DQS[x] (x=0,1,2,3) that are unused to VSS via 1-K ohm

•

Tie off DDR_DQSn[x] (x=0,1,2,3) that are unused to VDDS_DDR via 1-K ohm

•

All other unused pins can be left as NC.

Note: All the unused DDR ADDR_CTRL lines used for DDR3 operation should be left as NC.

198

Specifications

Submit Documentation Feedback

Product Folder Links: AM4376 AM4377 AM4378 AM4379

AM4376 Datasheet(PDF) 198 Page - Texas Instruments

AM4376 Datasheet(HTML) 198 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL