 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM5728 Datasheet(PDF) 267 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM5728 Datasheet(HTML) 267 Page - Texas Instruments |
|
|
267 / 415 page  10 8 4 3 7 12 5 6 14 2 3 13 Stop Start Repeated Start Stop I2Ci_SDA I2Ci_SCL 1 11 9 AM5728, AM5726 www.ti.com SPRS915O – MARCH 2014 – REVISED OCTOBER 2015 (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down. (2) A Fast-mode I2C-bus™ device can be used in a Standard-mode I2C-bus system, but the requirement tsu(SDA-SCLH)≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + tsu(SDA-SCLH)= 1000 + 250 = 1250 ns (according to the Standard-mode I2C-Bus Specification) before the SCL line is released. (3) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL. (4) The maximum th(SDA-SCLL) has only to be met if the device does not stretch the low period [tw(SCLL)] of the SCL signal. (5) Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed. Table 7-34. Timing Requirements for I2C HS-Mode (I2C3/4/5 Only)(1) NO. PARAMETER DESCRIPTION Cb = 100 pF MAX Cb = 400 pF (2) UNIT MIN MAX MIN MAX 1 tc(SCL) Cycle time, SCL 0.294 0.588 µs 2 tsu(SCLH-SDAL) Set-up time, SCL high before 160 160 ns SDA low (for a repeated START condition) 3 th(SDAL-SCLL) Hold time, SCL low after SDA 160 160 ns low (for a repeated START condition) 4 tw(SCLL) LOW period of the SCLH clock 160 320 ns 5 tw(SCLH) HIGH period of the SCLH clock 60 120 ns 6 tsu(SDAV-SCLH) Setup time, SDA valid vefore 10 10 ns SCL high 7 th(SCLL-SDAV) Hold time, SDA valid after SCL 0 (3) 70 0 (3) 150 ns low 13 tsu(SCLH-SDAH) Setup time, SCL high before 160 160 ns SDA high (for a STOP condition) 14 tw(SP) Pulse duration, spike (must be 0 10 0 10 ns suppressed) 15 Cb (2) Capacitive load for SDAH and 100 400 pF SCLH lines 16 Cb Capacitive load for SDAH + SDA 400 400 pF line and SCLH + SCL line (1) I2C HS-Mode is only supported on I2C3/4/5. I2C HS-Mode is not supported on I2C1/2. (2) For bus line loads Cb between 100 and 400 pF the timing parameters must be linearly interpolated. (3) A device must internally provide a Data hold time to bridge the undefined part between VIH and VIL of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time. Figure 7-23. I2C Receive Timing Copyright © 2014–2015, Texas Instruments Incorporated Timing Requirements and Switching Characteristics 267 Submit Documentation Feedback Product Folder Links: AM5728 AM5726 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
