TPS65279V datasheet(31/46 Pages) TI

31 / 46 page

N: Not Acknowledge

A: Acknowledge

S: Start

P: Stop

Sr: Repeated Start

System Host

Chip

7-Bit Slave Address

Register1 Address

A Sr

7-Bit Slave Address

Data Byte

N P

7-Bit Slave Address

Data Byte

A P

TPS65279V

www.ti.com

SLVSBW1B – FEBRUARY 2013 – REVISED JANUARY 2014

TPS65279V I

2C Update Sequence

The TPS65279V requires a start condition, a valid I2C address, a register address byte, and a data byte for a

single update. After the receipt of each byte, TPS65279V device acknowledges by pulling the SDA line low

during the high period of a single clock pulse. A valid I2C address selects the TPS65279V. TPS65279V performs

an update on the falling edge of the LSB byte.

When the TPS65279V is in hardware shutdown (EN1 and EN2 pin tied to ground) the device can not be updated

via the I2C interface. Conversely, the I2C interface is fully functional during software shutdown (EN1 and EN2 bit

= 0).

Figure 47. I2C Write Data Format

Figure 48. I2C Read Data Format

VOUT1_COM and SYS_STATUS are valid. Registers VOUT2_SEL and VOUT2_COM are not used.

Table 2. Register Addresses

NAME

BITS

ADDRESS

Vout1_SEL

0x00H

Vout2_SEL

0x01H

Vout1_COM

0x02H

Vout2_COM

0x03H

Sys_STATUS

0x04H

Submit Documentation Feedback

Product Folder Links: TPS65279V

TPS65279V Datasheet(PDF) 31 Page - Texas Instruments

TPS65279V Datasheet(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL