Electronic Components Datasheet Search
  English  ▼

X  

CS98000 Datasheet(PDF) 41 Page - Cirrus Logic

Part # CS98000
Description  DVD On-a-Chip Solution
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS98000 Datasheet(HTML) 41 Page - Cirrus Logic

Back Button CS98000 Datasheet HTML 37Page - Cirrus Logic CS98000 Datasheet HTML 38Page - Cirrus Logic CS98000 Datasheet HTML 39Page - Cirrus Logic CS98000 Datasheet HTML 40Page - Cirrus Logic CS98000 Datasheet HTML 41Page - Cirrus Logic CS98000 Datasheet HTML 42Page - Cirrus Logic CS98000 Datasheet HTML 43Page - Cirrus Logic CS98000 Datasheet HTML 44Page - Cirrus Logic CS98000 Datasheet HTML 45Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 46 page
background image
41
CS98000
6.4
ROM/NVRAM Interface
This is the interface to the non-volatile memory
that contains the firmware. See Table 19. It could
be either ROM, NVRAM – FLASH, or EEPROM,
or any combination of these types of memory. This
interface can also connect to SRAM that would em-
ulate a ROM on a development system. The bus
width is 8 or 16 bits. Except for the NVM_WE_N
and NVM_OE_N pins, all these pins are shared
with the DRAM interface, which operates simulta-
neously with the ROM/NVRAM interface.
6.5
Video Output Interface
This is the interface to a video encoder chip that
will send the CS98000 video signals to a TV. See
Figure 20. The output format is either CCIR-601 or
CCIR-656. The CS98000 supports both master and
slave configuration. For CCIR-656 mode, the
CS98000 must be the sync master. In this case, the
HSYNC and VSYNC pins can be redefined as
GPIOs
.
Pin
Signal Name
Type
Description
60, 56, 54, 49,
46, 44, 40, 33,
37, 42, 45, 48,
51, 55, 59. 62
M_D[15..0]
B
Memory Data Bus. Use M_D[7:0] for 8-bit interface
2, 3, 5, 6, 7, 9,
10, 11, 13, 14,
15, 16
M_A[11..0]
O
Memory Address Bus[11..0]
74, 71, 68, 64,
67, 70, 72, 75,
78, 80, 86, 88
M_D[27..16]
O
Memory Address Bus[23..12]
For
16-bit data mode, M_D[26:16] is upper word address.
For 8-bit data mode, M_D[27:16] is upper byte address.
83
M_D[30]
O
Address decode low. Copy of address MSB.
87
M_D[31]
O
Address decode high. Compliment of address MSB.
60
NVM_WE_N
O
NVRAM Write Enable.
62
NVM_OE_N
O
ROM/NVRAM Output Enable.
Table 19. ROM/NVRAM Interface
Pin
Signal Name
Type
Description
154
CLK27_O
O
27 Mhz Clock Output.
159
HSYNC
B
Horizontal Sync. Output when the CS98000 is the video
master, input when the video encoder is master.
162
VSYNC
B
Vertical Sync. Output when the CS98000 is the video mas-
ter, input when the video encoder is master.
173, 172, 170,
169, 167, 166,
165, 163
VDAT[7..0]
O
Video Data Output[7..0] in Cb,Y,Cr,Y format.
Table 20. Video Output Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com