TUSB5052 datasheet(62/82 Pages) TI

62 / 82 page

8−2

8.1.3

GPO: General-Purpose Output Register

This register is a general-purpose output register.

RSV

GPO3

GPO2

GPO1

RSV

R/O

R/W

R/O

BIT

NAME

RESET

FUNCTION

RSV

Reserved = 0

GPO1

This bit affects the inverse of GPO1 output pin.

GPO1 = 0 GPO1 output is set to 1 (inactive)

GPO1 = 1 GOP1 output is set to 0 (active)

GPO2

This bit affects the inverse of GPO2 output pin.

GPO2 = 0 GPO2 output is set to 1 (inactive)

GPO2 = 1 GOP2 output is set to 0 (active)

GPO3

This bit affects the inverse of GPO3 output pin.

GPO3 = 0 GPO3 output is set to 1 (inactive)

GPO3 = 1 GOP3 output is set to 0 (active)

7−4

RSV

Reserved = 0

8.1.4

GPIO: GPIO Data Register

This register is used to enable the GPIO port. When in the output direction (DIR = 0), writing to this register places

the data into GPIO[7:0]. When in the input direction (DIR = 1), this register contains the byte read at GPIO[7:0].

R/W

BIT

NAME

RESET

FUNCTION

7−0

D[7:0]

00h

GPIO data output and input.

TUSB5052 Datasheet(PDF) 62 Page - Texas Instruments

TUSB5052 Datasheet(HTML) 62 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL