TUSB5052 datasheet(63/82 Pages) TI

63 / 82 page

9−1

9 Interrupts

9.1

8052 Interrupt and Status Registers

All 8052-standard, 5-interrupt sources are preserved. SIE is the standard interrupt-enable register that controls the

five interrupt sources. All the additional interrupt sources are ORed together to generate EX0. The XINTO signal is

provided to interrupt an external MCU (see interrupt connection diagram, Figure 9−1). All the interrupts are listed in

Table 9−1.

Table 9−1. 8052 Interrupt Location Map

INTERRUPT

SOURCE

DESCRIPTION

START

ADDRESS

COMMENTS

UART interrupt

0023h

ET1

Timer-1 interrupt

001Bh

EX1

External interrupt-1

0013h

ET0

Timer-0 interrupt

000Bh

EX0

External interrupt-0

0003h

Used for all internal peripherals

Reset

0000h

9.1.1

8052 Standard Interrupt Enable Register

RSV

ET1

EX1

ET0

EX0

R/W

BIT

NAME

RESET

FUNCTION

EX0

Enable or disable external interrupt-0

EX0 = 0

External interrupt-0 is disabled.

EX0 = 1

External interrupt-0 is enabled.

ET0

Enable or disable timer-0 interrupt

ET0 = 0

Timer-0 interrupt is disabled.

ET0 = 1

Timer-0 interrupt is enabled.

EX1

Enable or disable external interrupt-1

EX1 = 0

External interrupt-1 is disabled.

EX1 = 1

External interrupt-1 is enabled.

ET1

Enable or disable timer-1 interrupt

ET1 = 0

Timer-1 interrupt is disabled.

ET1 = 1

Timer-1 interrupt is enabled.

Enable or disable serial port interrupts

ES = 0

Serial-port interrupt is disabled.

ES = 1

Serial-port interrupt is enabled.

5, 6

RSV

Reserved

Enable or disable all interrupts (global disable)

EA = 0

Disable all interrupts.

EA = 1

Each interrupt source is individually controlled.

9.1.2

Additional Interrupt Sources

All non-standard 8052 interrupts (DMA, I2C, etc.) are ORed to generate an internal INT0. Note: the external INT0 is

not used. Furthermore, the INT0 must be programmed as an active, low-level interrupt (not edge-triggered). A vector

interrupt register is provided to identify all interrupt sources (see vector-interrupt register definition). Up to 64 interrupt

vectors are provided. It is the responsibility of the MCU to read the vector and dispatch to the proper interrupt routine.

TUSB5052 Datasheet(PDF) 63 Page - Texas Instruments

TUSB5052 Datasheet(HTML) 63 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL