FDC37C669 datasheet(85/164 Pages) SMSC

85 / 164 page

Table 35 - Register Summary for an Individual UART Channel (continued)

BIT 2

BIT 3

BIT 4

BIT 5

BIT 6

BIT 7

Data Bit 2

Data Bit 3

Data Bit 4

Data Bit 5

Data Bit 6

Data Bit 7

Data Bit 2

Data Bit 3

Data Bit 4

Data Bit 5

Data Bit 6

Data Bit 7

Enable

Receiver Line

Status

Interrupt

(ELSI)

Enable

MODEM

Status

Interrupt

(EMSI)

Interrupt ID

Bit

Interrupt ID

Bit (Note 5)

FIFOs

Enabled

(Note 5)

FIFOs

Enabled

(Note 5)

XMIT FIFO

Reset

DMA Mode

Select

(Note 6)

Reserved

RCVR Trigger

LSB

RCVR Trigger

MSB

Number of

Stop Bits

(STB)

Parity Enable

(PEN)

Even Parity

Select (EPS)

Stick Parity

Set Break

Divisor Latch

Access Bit

(DLAB)

OUT1

(Note 3)

OUT2

(Note 3)

Loop

Parity Error

(PE)

Framing Error

(FE)

Break

Interrupt (BI)

Transmitter

Holding

(THRE)

Transmitter

Empty

(TEMT) (Note

Error in

RCVR FIFO

(Note 5)

Trailing Edge

Ring Indicator

(TERI)

Delta Data

Carrier Detect

(DDCD)

Clear to Send

(CTS)

Data Set

Ready (DSR)

Ring Indicator

(RI)

Data Carrier

Detect (DCD)

Bit 2

Bit 3

Bit 4

Bit 5

Bit 6

Bit 7

Bit 2

Bit 3

Bit 4

Bit 5

Bit 6

Bit 7

Bit 10

Bit 11

Bit 12

Bit 13

Bit 14

Bit 15

Note 3: This bit no longer has a pin associated with it.

Note 4: When operating in the XT mode, this register is not available.

Note 5: These bits are always zero in the non-FIFO mode.

Note 6: Writing a one to this bit has no effect. DMA modes are not supported in this chip.

FDC37C669 Datasheet(PDF) 85 Page - SMSC Corporation

FDC37C669 Datasheet(HTML) 85 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL