TPS650941 datasheet(14/92 Pages) TI1

14 / 92 page

TPS65094, TPS650940, TPS650941, TPS650942, TPS650944

SWCS133A – SEPTEMBER 2015 – REVISED JUNE 2016

www.ti.com

Submit Documentation Feedback

Product Folder Links: TPS65094

Specifications

Electrical Characteristics: Buck Controllers (continued)

over recommended input voltage range, TA = –40°C to +85°C and TA = 25°C for typical values (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

(2)

Additional overshoot of up to 100 mV is allowed as long as it lasts less than 50 µs.

RDSON_DRVH

Driver DRVH resistance

Source, IDRVH = –50 mA

Sink, IDRVH = 50 mA

RDSON_DRVL

Driver DRVL resistance

Source, IDRVL = –50 mA

Sink, IDRVL = 50 mA

0.4

RDIS

Output auto-discharge

resistance

BUCK1_DIS[1:0] = 01

100

BUCK1_DIS[1:0] = 10

200

BUCK1_DIS[1:0] = 11

500

CBOOT

Bootstrap capacitance

100

RON_BOOT

Bootstrap switch ON

resistance

BUCK2

VIN

Power input voltage for

external HSD FET

5.6

VOUT

DC output voltage

Step size

BUCK2_VID[6:0] = 0000000 (default)

BUCK2_VID[6:0] = 0000001

0.5

BUCK2_VID[6:0] = 0000010

0.51

⋮

BUCK2_VID[6:0] = 1110101

1.66

BUCK2_VID[6:0] = 1110110–1111111

1.67

DC output voltage

accuracy

VOUT ≥ 1 V, IOUT = 100 mA to 21 A

–2%

VOUT = 0.75 V, IOUT = 100 mA to 6.3 A

–2.5%

2.5%

VOUT ≤ 0.6 V, IOUT = 10 mA

–3.5%

3.5%

Total output voltage

accuracy (DC + ripple) in

DCM

IOUT = 10 mA, VOUT ≤ 0.765 V

–20

SR(VOUT)

Output DVS slew rate

2.5

3.125

mV/µs

ILIM_LSD

Low-side output valley

current limit accuracy

(programmed by external

resistor RLIM)

See Section 6.4.3.4, Current Limit, for details.

–15%

15%

VTH_ZC

Low-side current zero

crossing detection

threshold

–11

ILIMREF

Source current out of

ILIM2 pin

T = 25°C

µA

VLIM

Voltage at ILIM2 pin

VLIM = RLIM × ILIMREF

0.2

2.25

ΔVOUT/ΔVIN

Line regulation

VOUT ≥ 1 V, IOUT = 21 A

–0.5%

0.5%

ΔVOUT/ΔIOUT

Load regulation

VIN = 13 V, 1 V ≤ VOUT ≤ 1.3 V,

IOUT = 0 A to 21 A,

referenced to VOUT at IOUT = 21 A

ΔVOUT_TR

(1)

Load transient regulation

DC + AC at sense point, VIN = 13 V, VOUT = 1 V,

IOUT = 1 A to 21 A and 21 A to 1 A with 1 µs of tr

and tf

–160

30(2)

DC + AC at sense point, VIN = 13 V,

VOUT = 0.75 V, IOUT = 1 A to 3.3 A and 3.3 A to

1 A with 1 µs of tr and tf

–50

50(2)

VTH_PG

Power Good deassertion

threshold in percentage

of target VOUT

VOUT rising

108%

VOUT falling

92%

TPS650941 Datasheet(PDF) 14 Page - Texas Instruments

TPS650941 Datasheet(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL