Electronic Components Datasheet Search
  English  ▼

X  

DS3134 Datasheet(PDF) 157 Page - Dallas Semiconductor

Part # DS3134
Description  Chateau Channelized T1 And E1 And HDLC Controller
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3134 Datasheet(HTML) 157 Page - Dallas Semiconductor

Back Button DS3134 Datasheet HTML 153Page - Dallas Semiconductor DS3134 Datasheet HTML 154Page - Dallas Semiconductor DS3134 Datasheet HTML 155Page - Dallas Semiconductor DS3134 Datasheet HTML 156Page - Dallas Semiconductor DS3134 Datasheet HTML 157Page - Dallas Semiconductor DS3134 Datasheet HTML 158Page - Dallas Semiconductor DS3134 Datasheet HTML 159Page - Dallas Semiconductor DS3134 Datasheet HTML 160Page - Dallas Semiconductor DS3134 Datasheet HTML 161Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 203 page
background image
DS3134
157 of 203
Register Name:
PVID1
Register Description: PCI Vendor ID / Device ID Register 1
Register Address:
0x100
lsb
Vendor ID (Read Only / set to EAh)
Vendor ID (Read Only / set to 13h)
Device ID (Read Only / set to 34h)
msb
DeviceID (Read Only / set to 31h)
Bits 0 to 15 / Vendor ID. These read only bits identify Dallas Semiconductor as the manufacturer of the
device. The Vendor ID was assigned by the PCI Special Interest Group and is fixed at 13EAh.
Bits 16 to 31 / Device ID. These read only bits identify the DS3134 as the device being used. The
Device ID was assigned by Dallas Semiconductor and is fixed at 3134h.
Register Name:
PCMD1
Register Description: PCI Command / Status Register 1
Register Address:
0x104
lsb
STEPC
PARC
VGA
MWEN
SCC
MASC
MSC
IOC
Reserved (Read Only / set to all zeros)
FBBEN
PSEC
FBBCT
UDF
66 MHz
Reserved (Read Only / set to all zeros)
msb
PPE
PSE
MABT
TABTM
TABT
DTS1
DTS0
PARR
Read only bits in the PCMD1 register are indicated above by being underlined. All other bits are read-
write.
The lower word (bits 0 to 15) of the PCMD1 register is the Command portion and is used for control of
the PCI bus. When all bits in the lower word are set to zero, then the device is logically disconnected
from the bus for all accesses except for accesses to the configuration registers. The upper word (bits 16 to
31) is the Status portion and it is used for status information. Reads to the Status portion behave normally
but writes are unique in that bits can be reset (i.e. forced to zero) but not set (i.e. forced to one). A bit in
the Status portion will be reset when a one is written to that bit position. Bit positions that have a zero
written to them will not be reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com