Electronic Components Datasheet Search
  English  ▼

X  

DS3134 Datasheet(PDF) 160 Page - Dallas Semiconductor

Part # DS3134
Description  Chateau Channelized T1 And E1 And HDLC Controller
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3134 Datasheet(HTML) 160 Page - Dallas Semiconductor

Back Button DS3134 Datasheet HTML 156Page - Dallas Semiconductor DS3134 Datasheet HTML 157Page - Dallas Semiconductor DS3134 Datasheet HTML 158Page - Dallas Semiconductor DS3134 Datasheet HTML 159Page - Dallas Semiconductor DS3134 Datasheet HTML 160Page - Dallas Semiconductor DS3134 Datasheet HTML 161Page - Dallas Semiconductor DS3134 Datasheet HTML 162Page - Dallas Semiconductor DS3134 Datasheet HTML 163Page - Dallas Semiconductor DS3134 Datasheet HTML 164Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 203 page
background image
DS3134
160 of 203
Register Name:
PRCC1
Register Description: PCI Revision ID / Class Code Register 1
Register Address:
0x108h
lsb
Revision ID (Read Only / set to 00h)
Class Code (Read Only / set to 00h)
Class Code (Read Only / set to 80h)
msb
Class Code (Read Only / set to 06h)
Bits 0 to 7 / Revision ID. These read only bits identify the specific device revision and are selected by
Dallas Semiconductor.
Bits 8 to 15 / Class Code Interface. These read only bits identify the sub-class interface value for the
device and are fixed at 00h. See Appendix D of PCI Local Bus Specification Revision 2.1 for details.
Bits 16 to 23 / Class Code Sub-Class. These read only bits identify the sub-class value for the device
and are fixed at 80h, which indicate "Other Bridge Device". See Appendix D of PCI Local Bus
Specification Revision 2.1 for details.
Bits 24 to 31 / Class Code Base Class. These read only bits identify the base class value for the device
and are fixed at 06h, which indicate "Bridge Devices". See Appendix D of PCI Local Bus Specification
Revision 2.1 for details.
Register Name:
PLTH1
Register Description: PCI Latency Timer / Header Type Register 1
Register Address:
0x10Ch
lsb
Cache Line Size (Read Only / set to 00h)
Latency Timer (Read Only / set to 00h)
Header Type (Read Only / set to 80h)
msb
BIST (Read Only / set to 00h)
Bits 0 to 7 / Cache Line Size. These read only bits are forced to zero.
Bits 8 to 15 / Latency Timer. These read only bits are forced to a zero by the device since the device
cannot act as a bus master.
Bits 16 to 23 / Header Type. These read only bits are forced to 80h, which indicate a multifunction
device.
Bits 24 to 31 / Built-In Self Test (BIST). These read only bits are forced to zero.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com