CS8420 datasheet(56/80 Pages) CIRRUS

56 / 80 page

CS8420

DS245PP2

14.4

Hardware Mode 3 Description

(Transceive Data Flow, with SRC)

Hardware Mode 3 data flow is shown in Figure 28.

Audio data is input via the AES3 receiver, and rate

converted. The audio data at the new rate is then

output via the serial audio output port. Different au-

dio data, synchronous to OMCK, may be input into

the serial audio input port, and output via the AES3

transmitter.

The channel status data, user data and validity bit

information are handled in 2 alternative modes: 3A

and 3B, determined by a start-up resistor on the

COPY pin. In mode 3A, the received PRO, COPY,

ORIG, and AUDIO channel status bits are output

on pins. The transmitted channel status bits are

copied from the received channel status data, and

the transmitted U and V bits are 0.

In mode 3B, only the COPY and ORIG pins are

output, and reflect the received channel status data.

The transmitted channel status bits, user data and

validity bits are input serially via the PRO/C, EM-

PH/U and AUDIO/V pins. Figure 22 shows the

timing requirements.

The serial audio input port is always a slave.

If a validity, parity, bi-phase or lock receiver error

occurs, the current audio sample will be held.

Start-up options are shown in Table 10, and allow

choice of the serial audio output port as a master or

slave, whether TCBL is an input or an output, the

serial audio ports formats and the source of the

transmitted C, U and V data.

The following pages contain the detailed pin de-

scriptions for hardware mode 3.

AES3

Encoder

&Tx

Serial

Audio

Output

AES3 Rx

Decoder

Sample

Rate

Converter

C& U bit Data Buffer

Clocked by

Output Clock

Clocked by

Input Derived Clock

RXP

RXN

OLRCK

OSCLK

SDOUT

TXP

TXN

RMCK RERR

COPY ORIG EMPH/U AUDIO/V TCBL

DFC0

DFC1

VD+

H/S

Output

Clock

Source

OMCK

Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST) and the PLL filter pin (FILT)

are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.

VD+

Serial

Audio

Input

ILRCK

ISCLK

SDIN

PRO/C

Figure 28. Hardware Mode 3 - Transceive Data Flow, with SRC

CS8420 Datasheet(PDF) 56 Page - Cirrus Logic

CS8420 Datasheet(HTML) 56 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL