PM5347 datasheet(201/302 Pages) PMC

201 / 302 page

PM5347 S/UNI-PLUS

DATA SHEET

PMC-941033

ISSUE 6

SATURN USER NETWORK INTERFACE PLUS

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

185

Bit

Type

Function

Default

Bit 7

R/W

TXPTYPE

Bit 6

R/W

TXPRTYE

Bit 5

TXPRTYI[1]

Bit 4

TXPRTYI[0]

Bit 3

R/W

FIFODP[1]

Bit 2

R/W

FIFODP[0]

Bit 1

R/W

TCALEVEL0

Bit 0

R/W

HCSCTLEB

HCSCTLEB:

The HCSCTLEB bit enables the XORing of the HCS Control byte with the

generated HCS before insertion into the transmit stream. When HCSCTLEB

is a logic zero, the HCS Control byte provided in the third word of the 27 word

data structure is XORed with the generated HCS. When HCSCTLEB is a

logic one, the HCS Control byte is ignored.

TCALEVEL0:

The TCALEVEL0 bit controls the function of the TCA output. When

TCALEVEL0 is a logic one, a high to low transition on output TCA indicates

that the transmit FIFO is full. When TCALEVEL0 is a logic zero, a high to low

transition on output TCA indicates that the transmit FIFO is almost full and

can accept no more than four additional writes. Refer to the Drop Side

Transmit Interface timing diagram in the Functional Timing section.

FIFODP[1:0]:

The FIFODP[1:0] bits determine the transmit FIFO cell depth. FIFO depth

control is important in systems where the cell latency through the transmit

FIFO must be minimized. When the FIFO is filled to the specified depth, the

transmit cell available signal, TCA transitions to logic zero. The selectable

FIFO cell depths are shown below:

PM5347 Datasheet(PDF) 201 Page - PMC-Sierra, Inc

PM5347 Datasheet(HTML) 201 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL