Electronic Components Datasheet Search
  English  ▼

X  

PM5347 Datasheet(PDF) 216 Page - PMC-Sierra, Inc

Part # PM5347
Description  SATURN USER NETWORK INTERFACE PLUS
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5347 Datasheet(HTML) 216 Page - PMC-Sierra, Inc

Back Button PM5347 Datasheet HTML 212Page - PMC-Sierra, Inc PM5347 Datasheet HTML 213Page - PMC-Sierra, Inc PM5347 Datasheet HTML 214Page - PMC-Sierra, Inc PM5347 Datasheet HTML 215Page - PMC-Sierra, Inc PM5347 Datasheet HTML 216Page - PMC-Sierra, Inc PM5347 Datasheet HTML 217Page - PMC-Sierra, Inc PM5347 Datasheet HTML 218Page - PMC-Sierra, Inc PM5347 Datasheet HTML 219Page - PMC-Sierra, Inc PM5347 Datasheet HTML 220Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 216 / 302 page
background image
PM5347 S/UNI-PLUS
DATA SHEET
PMC-941033
ISSUE 6
SATURN USER NETWORK INTERFACE PLUS
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
200
Register 0x6D: SPTB Path Signal Label Status
Bit
Type
Function
Default
Bit 7
R/W
RPSLUIE
0
Bit 6
R/W
RPSLMIE
0
Bit 5
Unused
X
Bit 4
Unused
X
Bit 3
R
RPSLUI
X
Bit 2
R
RPSLUV
X
Bit 1
R
RPSLMI
X
Bit 0
R
RPSLMV
X
This register reports the path signal label status of the SPTB.
RPSLMV:
The RPSLMV bit reports the match/mismatch status between the expected
and the accepted path signal label. RPSLMV is a logic one when the
accepted PSL results in a mismatch with the expected PSL written by the
microprocessor. RPSLMV is a logic zero when the accepted PSL results in a
match with the expected PSL.
RPSLMI:
The RPSLMI bit is a logic one when the match/mismatch status between the
accepted and the expected path signal label changes state. This bit is
cleared when this register is read.
RPSLUV:
The RPSLUV reports the stable/unstable status of the path signal label in the
receive stream. RPSLUV is a logic one when the current received C2 byte
differs from the previous C2 byte for five consecutive frames. RPSLUV is a
logic zero when the same PSL code is received for five consecutive frames.
RPSLUI:
The RPSLUI bit is a logic one when the stable/unstable status of the path
signal label changes state. This bit is cleared when this register is read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com