Electronic Components Datasheet Search
  English  ▼

X  

LINR3 Datasheet(PDF) 68 Page - fujitsu semiconductor

Part # LINR3
Description  16-bit Proprietary Microcontroller
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FUJITSU [fujitsu semiconductor]
Direct Link  
Logo FUJITSU - fujitsu semiconductor

LINR3 Datasheet(HTML) 68 Page - fujitsu semiconductor

Back Button LINR3 Datasheet HTML 64Page - fujitsu semiconductor LINR3 Datasheet HTML 65Page - fujitsu semiconductor LINR3 Datasheet HTML 66Page - fujitsu semiconductor LINR3 Datasheet HTML 67Page - fujitsu semiconductor LINR3 Datasheet HTML 68Page - fujitsu semiconductor LINR3 Datasheet HTML 69Page - fujitsu semiconductor LINR3 Datasheet HTML 70Page - fujitsu semiconductor LINR3 Datasheet HTML 71Page - fujitsu semiconductor LINR3 Datasheet HTML 72Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 108 page
background image
MB96320 Series
68
FME-MB96320 rev 7
4. AC Characteristics
Source Clock timing
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V)
Parameter
Symbol
Pin
Value
Unit
Remarks
Min
Typ
Max
Clock frequency
fC
X0, X1
3
-
16
MHz When using a crystal oscillator, PLL off
0
-
16
MHz
When using an opposite phase external
clock, PLL off
3.5
-
16
MHz
When using a crystal oscillator or oppo-
site phase external clock, PLL on
Clock frequency
fFCI
X0
0
-
56
MHz
When using a single phase external
clock in “Fast Clock Input mode” , PLL off
3.5
-
56
MHz
When using a single phase external
clock in “Fast Clock Input mode” , PLL on
Clock frequency
fCL
X0A, X1A
32
32.768
100
kHz When using an oscillation circuit
0
-
100
kHz
When using an opposite phase external
clock
X0A
0
-
50
kHz
When using a single phase external
clock
Clock frequency
fCR
-
50
100
200
kHz
When using slow frequency of RC oscil-
lator
1
2
4
MHz
When using fast frequency of RC oscil-
lator
RC clock stabili-
zation time
tRCSTAB
-
64 RC clock cycles
Applied after any reset and when acti-
vating the RC oscillator.
PLL Clock fre-
quency
fCLKVCO
-
64
-
200
MHz
Permitted VCO output frequency of PLL
(CLKVCO)
PLL Phase Jitter
TPSKEW
--
-
± 5ns
For CLKMC (PLL input clock)
≥4MHz,
jitter coming from external oscillator,
crystal or resonator is not covered
Input clock pulse
width
PWH, PWL
X0,X1
8
-
-
ns
Duty ratio is about 30% to 70%
Input clock pulse
width
PWHL, PWLL
X0A,X1A
5
-
-
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com