SC2200 datasheet(215/433 Pages) NSC

215 / 433 page

Revision 3.0

215

www.national.com

Core Logic Module (Continued)

General Purpose Timer 1 Enable. Turn on GP Timer 1 Count Register (F0 Index 88h) and generate an SMI when the timer

expires.

0: Disable.

1: Enable.

This idle timer’s load is multi-sourced and gets reloaded any time an enabled event (F0 Index 89h[6:0]) occurs.

GP Timer 1 programming is at F0 Index 8Bh[4].

Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9].

Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[0].

Index 84h

Second Level PME/SMI Status Mirror Register 1 (RO)

Reset Value: 00h

The bits in this register are used for the second level of status reporting. The top level is reported at F1BAR0+I/O Offset 00h/02h[0].

This register is called a "mirror" register since an identical register exists at F0 Index F4h. Reading this register does not clear the status,

while reading its counterpart at F0 Index F4h clears the status at both the second and the top levels.

7:3

Reserved. Reads as 0.

GPWIO2 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPWIO2 pin.

0: No.

1: Yes.

To enable SMI generation:

1) Ensure that GPWIO2 is enabled as an input: F1BAR1+I/O Offset 15h[2] = 0.

2) Set F1BAR1+I/O Offset 15h[6] to 1.

GPWIO1 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPWIO1 pin.

0: No.

1: Yes.

To enable SMI generation:

1) Ensure that GPWIO1 is enabled as an input: F1BAR1+I/O Offset 15h[1] = 0.

2) Set F1BAR1+I/O Offset 15h[5] to 1.

GPWIO0 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPWIO0 pin.

0: No.

1: Yes.

To enable SMI generation:

1) Ensure that GPWIO0 is enabled as an input: F1BAR1+I/O Offset 15h[0] = 0.

2) Set F1BAR1+I/O Offset 15h[4] to 1.

Index 85h

Second Level PME/SMI Status Mirror Register 2 (RO)

Reset Value: 00h

The bits in this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].

This register is called a “Mirror” register since an identical register exists at F0 Index F5h. Reading this register does not clear the status,

while reading its counterpart at F0 Index F5h clears the status at both the second and top levels.

Video Idle Timer Timeout. Indicates whether or not an SMI was caused by expiration of Video Idle Timer Count Register

(F0 Index A6h).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 81h[7] to 1.

User Defined Device Idle Timer 3 Timeout. Indicates whether or not an SMI was caused by expiration of User Defined

Device 3 Idle Timer Count Register (F0 Index A4h).

0: No

1: Yes

To enable SMI generation, set F0 Index 81h[6] to 1.

User Defined Device Idle Timer 2 Timeout. Indicates whether or not an SMI was caused by expiration of User Defined

Device 2 Idle Timer Count Register (F0 Index A2h).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 81h[5] to 1.

Table 5-29. F0: PCI Header and Bridge Configuration Registers for GPIO and LPC Support (Continued)

Bit

Description

SC2200 Datasheet(PDF) 215 Page - National Semiconductor (TI)

SC2200 Datasheet(HTML) 215 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL